Effective on-chip inductance modeling for multiple signal lines and application on repeater insertion
暂无分享,去创建一个
Yu Cao | Shen Lin | Chenming Hu | Xuejue Huang | Norman Chang | Weize Xie | O. Sam Nakagawa | O. S. Nakagawa | C. Hu | Yu Cao | D. Sylvester | Xuejue Huang | N. Chang | Shen Lin | Weize Xie
[1] Keith A. Jenkins,et al. When are transmission-line effects important for on-chip interconnections? , 1997 .
[2] Yehea I. Ismail,et al. Effects of inductance on the propagation delay and repeater insertion in VLSI circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[3] Frederick Warren Grover,et al. Inductance Calculations: Working Formulas and Tables , 1981 .
[4] Lei He,et al. An efficient inductance modeling for on-chip interconnects , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).
[5] T. Sakurai,et al. Approximation of wiring delay in MOSFET LSI , 1983, IEEE Journal of Solid-State Circuits.
[6] Andrew B. Kahng,et al. On switch factor based analysis of coupled RC interconnects , 2000, Proceedings 37th Design Automation Conference.
[7] John Lillis,et al. Interconnect Analysis and Synthesis , 1999 .
[8] A. Deutsch,et al. The importance of inductance and inductive coupling for on-chip wiring , 1997, Electrical Performance of Electronic Packaging.
[9] H. B. Bakoglu,et al. Circuits, interconnections, and packaging for VLSI , 1990 .
[10] Byron L. Krauter,et al. Generating sparse partial inductance matrices with guaranteed stability , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[11] Dennis Sylvester,et al. On-chip cross talk noise model for deep-submicrometer ULSI interconnect , 1998 .
[12] Shen Lin,et al. Quick on-chip self- and mutual-inductance screen , 2000, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525).