Data acquisition and signal conditioning for low power measurement systems

Integrated circuit (IC) power consumption and die are two important parameters that can define its cost as well as performance. That is why these two topics remain very important both in industry a ...

[1]  Stephan Henzler,et al.  A Local Passive Time Interpolation Concept for Variation-Tolerant High-Resolution Time-to-Digital Conversion , 2008, IEEE Journal of Solid-State Circuits.

[2]  H. Matsui,et al.  A 14-bit digitally self-calibrated pipelined ADC with adaptive bias optimization for arbitrary speeds up to 40 MS/s , 2006, IEEE Journal of Solid-State Circuits.

[3]  Seung-Hoon Lee,et al.  An 11b 70 MHz 1.2 mm 2 49mW 0.18 um CMOS ADC with on–chip current/voltage references , 2002 .

[4]  Yonina C. Eldar,et al.  Nonuniform Sampling of Periodic Bandlimited Signals , 2008, IEEE Transactions on Signal Processing.

[5]  Peter No,et al.  Digital Coding of Waveforms , 1986 .

[6]  Juha Kostamovaara,et al.  A low propagation delay dispersion comparator for a level-crossing AD converter , 2009 .

[7]  T. Fusayasu.  A fast integrating ADC using precise time-to-digital conversion , 2007, 2007 IEEE Nuclear Science Symposium Conference Record.

[8]  D. Draxelmayr,et al.  A 6b 600MHz 10mW ADC array in digital 90nm CMOS , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[9]  Henrik V. Sorensen,et al.  A level-crossing sampling scheme for A/D conversion , 1996 .

[10]  J. Kornblum,et al.  A 14-bit 125 MS/s IF/RF Sampling Pipelined ADC With 100 dB SFDR and 50 fs Jitter , 2006, IEEE Journal of Solid-State Circuits.

[11]  J. Doernberg,et al.  A 10-bit 5-Msample/s CMOS two-step flash ADC , 1989 .

[12]  Yannis P. Tsividis,et al.  Analysis of Continuous-Time Digital Signal Processors , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[13]  E. Delagnes,et al.  A Low Power Multi-Channel Single Ramp ADC With Up to 3.2 GHz Virtual Clock , 2007, IEEE Transactions on Nuclear Science.

[14]  K. Bacrania,et al.  A 10-bit 50-MS/s Pipelined ADC With Opamp Current Reuse , 2007, IEEE Journal of Solid-State Circuits.

[15]  Gilles Sicard,et al.  A new class of asynchronous A/D converters based on time quantization , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[16]  M.H. Perrott,et al.  A 3.125 Gb/s limit amplifier in CMOS with 42 dB gain and 1 /spl mu/s offset compensation , 2006, IEEE Journal of Solid-State Circuits.

[17]  Seung-Chul Lee,et al.  A 10b 205MS/s 1mm2 90nm CMOS Pipeline ADC for Flat-Panel Display Applications , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[18]  A.A. Abidi,et al.  A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue , 2008, IEEE Journal of Solid-State Circuits.

[19]  T. Strohmer,et al.  Efficient numerical methods in non-uniform sampling theory , 1995 .

[20]  Behzad Razavi.  Design of intergrated circuits for optical communications , 2002 .

[21]  Rudy Van De Plassche.  Integrated analog-to-digital and digital-to-analog converters / Rudy Van De Plassche , 1994 .

[22]  J. Kostamovaara,et al.  A CMOS time-to-digital converter with better than 10 ps single-shot precision , 2006, IEEE Journal of Solid-State Circuits.

[23]  J. N. Lygouras.  Nonlinear ADC with digitally selectable quantizing characteristic , 1988 .

[24]  Kiat Seng Yeo,et al.  Fully integrated CMOS limiting amplifier with offset compensation network , 2007 .

[25]  Arie F. Arbel,et al.  Analog signal processing and instrumentation , 1980 .

[26]  P.W. Jungwirth,et al.  Improved Sayiner level crossing ADC , 2004, Thirty-Sixth Southeastern Symposium on System Theory, 2004. Proceedings of the.

[27]  Johan H. Huijsing,et al.  Operational Amplifiers - Theory and Design , 2000 .

[28]  Andreas Demosthenous,et al.  An Ultra-Energy-Efficient Wide-Bandwidth Video Pipeline ADC Using Optimized Architectural Partitioning , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.