Implications of Scales in Processing of Information

Memory and logic devices in processing of information employ deterministically correct binary manipulation by a large ensemble of small devices. Smallest critical dimensions on a chip are in nanometers and the largest are in centimeters. Within the device themselves, 3-D, 2-D, 1-D, or even 0-D effects and their properties may be employed. This integrated circuit ensemble in its present form manipulates the information for an informational objective under constraints, among many, of energy, time, and absolute correctness. Four example sets illustrating the consequences of this approach arising from statistical, thermodynamic, quantum-mechanic, and information mechanic considerations are analyzed. The first illustrates the implication on a minimum in energy in any binary state change of >250kB T. The second illustrates the connection between the nature of memory mechanism to the fluctuations and their guiding statistics that lead to the variability and errors. The third illustrates the limits arising in dissipative access due to dimensionality change. The fourth illustrates the interaction between fluctuations and on-chip signal transmission and manipulation with their resultant constraints. We tie this analysis to devices aimed at subthreshold conduction control, the change to on-state and low voltage operations. These examples illustrate the constraints placed on the reductive march through the connections of scales that leave the electronic ensemble nearly nine orders of magnitude off the thermodynamic capacity in information efficiency. A naturally probabilistic Bayesian computation example is provided as an alternative toward achieving efficiency.

[1]  Krishna V. Palem,et al.  Ultra-low energy computing with noise: Energy performance probability , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[2]  K.-U. Stein.  Noise-induced error rate as limiting factory for energy per operation in digital ICs , 1977 .

[3]  Paul Rees,et al.  Line broadening due to carrier-carrier scattering in quantum well heterostructures , 1993 .

[4]  Hassan Elwan,et al.  Low-voltage low-power CMOS current conveyors , 1997 .

[5]  Jean-Michel Sallese,et al.  A simple 1-transistor capacitor-less memory cell for high performance embedded DRAMs , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[6]  L. J. Sham,et al.  Spin-based logic in semiconductors for reconfigurable large-scale circuits , 2007, Nature.

[7]  Eli Yablonovitch,et al.  Using dimensionality to achieve a sharp tunneling FET (TFET) turn-on , 2011, 69th Device Research Conference.

[8]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[9]  Jaeyoon Kim,et al.  Inexact computing using probabilistic circuits , 2014, ACM J. Emerg. Technol. Comput. Syst..

[10]  R. Leighton,et al.  The Feynman Lectures on Physics; Vol. I , 1965 .

[11]  A. Gossard,et al.  Interface roughness and alloy‐disorder scattering contributions to intersubband transition linewidths , 1996 .

[12]  P. Solomon,et al.  Contact Resistance to a One-Dimensional Quasi-Ballistic Nanotube/Wire , 2011, IEEE Electron Device Letters.

[13]  S. Datta,et al.  Can the subthreshold swing in a classical FET be lowered below 60 mV/decade? , 2008, 2008 IEEE International Electron Devices Meeting.

[14]  P. Scott Carney,et al.  Silicon field-effect transistor based on quantum tunneling , 1994 .

[15]  James B. Kuo,et al.  Low-voltage CMOS VLSI circuits , 1999 .

[16]  E. H. Hauge,et al.  Tunneling times: a critical review , 1989 .

[17]  Ben Stewart-Koster,et al.  The use of Bayesian networks to guide investments in flow and catchment restoration for impaired river ecosystems , 2010 .

[18]  W. J. Merz,et al.  Domain Formation and Domain Wall Motions in Ferroelectric BaTiO 3 Single Crystals , 1954 .

[19]  Physics of ferroelectric interfaces: An attempt at nanoferroelectric physics , 2005 .

[20]  S. Tiwari,et al.  Straddle-gate transistor: changing MOSFET channel length between off- and on-state towards achieving tunneling-defined limit of field-effect , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[21]  Kamel Mekhnacha,et al.  Bayesian Programming , 2013 .

[22]  T. Unuma,et al.  Intersubband absorption linewidth in GaAs quantum wells due to scattering by interface roughness, phonons, alloy disorder, and impurities , 2002, cond-mat/0208195.

[23]  Chi H. Lee,et al.  Ultrafast polarization switching in thin-film ferroelectrics , 2004 .

[24]  Rolf Landauer,et al.  Barrier interaction time in tunneling , 1994 .

[25]  S. Tiwari,et al.  Localized charge trapping due to adsorption in nanotube field-effect transistor and its field-mediated transport , 2006 .

[26]  Bahaa E. A. Saleh,et al.  Effect of dead space on gain and noise in Si and GaAs avalanche photodiodes , 1992 .

[27]  T. Uemura,et al.  Large enhancement of interband tunneling current densities of over 10/sup 5/ A/cm/sup 2/ in In/sub 0.53/Ga/sub 0.47/As-based surface tunnel transistors , 1997, IEEE Electron Device Letters.

[28]  W. Marsden.  I and J , 2012 .

[29]  R. Landauer.  Electrostatic Considerations in BaTiO3 Domain Formation during Polarization Reversal , 1957 .

[30]  T. Baba.  Proposal for Surface Tunnel Transistors , 1992 .

[31]  Joel N. Schulman,et al.  Wave Mechanics Applied to Semiconductor Heterostructures , 1991 .

[32]  D. Chidambarrao,et al.  Comparison of raised and Schottky source/drain MOSFETs using a novel tunneling contact model , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[33]  K. Ohyu,et al.  Single silicon vacancy-oxygen complex defect and variable retention time phenomenon in dynamic random access memories , 2006 .

[34]  D. Jimenez,et al.  Multidomain ferroelectricity as a limiting factor for voltage amplification in ferroelectric field-effect transistors , 2010, 1103.3768.

[35]  R. Bratschitsch,et al.  Effects of disorder on electron spin dynamics in a semiconductor quantum well , 2007 .

[36]  G. Baccarani,et al.  Spreading resistance in submicron MOSFET's , 1983, IEEE Electron Device Letters.

[37]  P.B. Griffin,et al.  Impact ionization MOS (I-MOS)-Part I: device and circuit simulations , 2005, IEEE Transactions on Electron Devices.

[38]  H. N. Lee,et al.  Nonlinear dynamics of domain-wall propagation in epitaxial ferroelectric thin films. , 2009, Physical review letters.

[39]  S. Datta,et al.  Use of negative capacitance to provide voltage amplification for low power nanoscale devices. , 2008, Nano letters.

[40]  Eugene D. Fabricius,et al.  Introduction to VLSI design , 1990, McGraw-Hill series in electrical engineering.