A comparative study of steganography designs based on multiple FPGA platforms

Steganography methods conceal covert messages inside communicated data. Field-programmable gate array FPGA hardware implementation provides speed, flexibility and configurability. It is extremely difficult to compare published results from different platforms and technologies. The goal of our research work is to mitigate the dependency by examining implementations from multiple FPGA platforms. The research studies the implementations of 12 spatial steganography methods using Altera and Xilinx FPGAs. The methods include mix-bit LSB, least significant bit LSB, random LSB and texture-based algorithms. The objective of the research is to develop platform-independent resources, timing, power and energy models; to empower future steganography research. Further, the article evaluates steganography methods using typical performance metrics as well as a novel performance metric. The results suggest that the mix-bit methods exhibit good performance across most of the metrics. However, when image quality is a concern, the two-bit LSB is the front runner.

[1]  Michael G. Strintzis,et al.  Optimized transmission of JPEG2000 streams over wireless channels , 2006, IEEE Transactions on Image Processing.

[2]  Rengarajan Amirtharajan,et al.  Design and Analysis of Prototype Hardware for Secret Sharing Using 2-D Image Processing , 2010 .

[3]  K. Thenmozhi,et al.  Hide and seek in silicon - Performance analysis of Quad block Equisum Hardware Steganographic systems , 2012 .

[4]  Christof Paar,et al.  Ultra-Lightweight Implementations for Smart Devices - Security for 1000 Gate Equivalents , 2008, CARDIS.

[5]  Lilian Bossuet,et al.  Architectures of flexible symmetric key crypto engines—a survey: From hardware coprocessor to multi-crypto-processor system on chip , 2013, CSUR.

[6]  Howard M. Heys,et al.  FPGA Implementation and Energy Cost Analysis of Two Light-Weight Involutional Block Ciphers Targeted to Wireless Sensor Networks , 2013, Mob. Networks Appl..

[7]  Athanasios V. Vasilakos,et al.  Energy model for light-weight block ciphers for WBAN applications , 2014, 2014 4th International Conference on Wireless Mobile Communication and Healthcare - Transforming Healthcare Through Innovations in Mobile and Wireless Technologies (MOBIHEALTH).

[8]  R Sundararaman,et al.  Stego System on Chip with LFSR based Information Hiding Approach , 2011 .

[9]  B. J. Mohd,et al.  FPGA hardware of the LSB steganography method , 2012, 2012 International Conference on Computer, Information and Telecommunication Systems (CITS).

[10]  Claudia Feregrino Uribe,et al.  On the Implementation of a Hardware Architecture for an Audio Data Hiding System , 2011, J. Signal Process. Syst..

[11]  Rengarajan Amirtharaj,et al.  Survey and Analysis of Hardware Cryptographic and Steganographic Systems on FPGA , 2012 .

[12]  Jessica J. Fridrich,et al.  Design of adaptive steganographic schemes for digital images , 2011, Electronic Imaging.

[13]  Henry Leung,et al.  Data Hiding for Speech Bandwidth Extension and its Hardware Implementation , 2006, 2006 IEEE International Conference on Multimedia and Expo.

[14]  Jan H. P. Eloff,et al.  An overview of image steganography , 2005, ISSA.

[15]  Bassam Jamil Mohd,et al.  Low power Wallace multiplier design based on wide counters , 2012, Int. J. Circuit Theory Appl..

[16]  Niels Provos,et al.  Hide and Seek: An Introduction to Steganography , 2003, IEEE Secur. Priv..

[17]  Thomas Peyrin,et al.  The LED Block Cipher , 2011, IACR Cryptol. ePrint Arch..

[18]  Claudia Feregrino Uribe,et al.  FPGA Hardware Architecture of the Steganographic ConText Technique , 2008, 18th International Conference on Electronics, Communications and Computers (conielecomp 2008).

[19]  Weiming Zhang,et al.  Defining embedding distortion for motion vector-based video steganography , 2014, Multimedia Tools and Applications.

[20]  Athanasios V. Vasilakos,et al.  A survey on lightweight block ciphers for low-resource devices: Comparative study and open issues , 2015, J. Netw. Comput. Appl..

[21]  S.P. Maity,et al.  An image-in-image communication scheme and VLSI implementation using FPGA , 2004, Proceedings of the IEEE INDICON 2004. First India Annual Conference, 2004..

[22]  Claudia Feregrino Uribe,et al.  Adaptive Steganography based on textures , 2007, 17th International Conference on Electronics, Communications and Computers (CONIELECOMP'07).

[23]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[24]  Rainer Böhme,et al.  Moving steganography and steganalysis from the laboratory into the real world , 2013, IH&MMSec '13.

[25]  Subariah bt. Ibrahim,et al.  Stenography: Random LSB Insertion Using Discrete Logarithm , 2003, CITA.

[26]  Ahlam Fadhil Mahmood,et al.  An FPGA Implementation of Secured Steganography Communication System , 2014 .

[27]  Thaier Hayajneh,et al.  Hierarchical steganography using novel optimum quantization technique , 2012, Signal, Image and Video Processing.

[28]  Thaier Hayajneh,et al.  Optimization and modeling of FPGA implementation of the Katan Cipher , 2015, 2015 6th International Conference on Information and Communication Systems (ICICS).

[29]  H. B. Kekre,et al.  Performance comparison of DCT and Walsh transform for steganography , 2010, ICWET.

[30]  Athanassios N. Skodras,et al.  Data hiding based on image texture classification , 2013, Signal Image Video Process..

[31]  Thaier Hayajneh,et al.  Analysis and Modeling of FPGA Implementations of Spatial Steganography Methods , 2014, J. Circuits Syst. Comput..

[32]  Bassam Jamil Mohd,et al.  Image Steganography Optimization Technique , 2011, SPIT/IPC.

[33]  Thaier Hayajneh,et al.  Wavelet-transform steganography: algorithm and hardware implementation , 2013, Int. J. Electron. Secur. Digit. Forensics.

[34]  David Bol,et al.  Towards Green Cryptography: A Comparison of Lightweight Ciphers from the Energy Viewpoint , 2012, CHES.

[35]  Tomás Pevný,et al.  Modern steganalysis can detect YASS , 2010, Electronic Imaging.

[36]  Tomás Pevný,et al.  Using High-Dimensional Image Models to Perform Highly Undetectable Steganography , 2010, Information Hiding.

[37]  Chan Yh,et al.  Biostatistics 104: correlational analysis. , 2003 .

[38]  Jonathan Rose,et al.  Measuring the Gap Between FPGAs and ASICs , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[39]  Magdy Saeb,et al.  Design and implementation of a secret key steganographic micro-architecture employing FPGA , 2004 .