RESCUE: Interdependent Challenges of Reliability, Security and Quality in Nanoelectronic Systems

The recent trends for nanoelectronic computing systems include machine-to-machine communication in the era of Internet-of-Things (IoT) and autonomous systems, complex safety-critical applications, extreme miniaturization of implementation technologies and intensive interaction with the physical world. These set tough requirements on mutually dependent extra-functional design aspects. The H2020 MSCAITN project RESCUE is focused on key challenges for reliability, security and quality, as well as related electronic design automation tools and methodologies. The objectives include both research advancements and cross-sectoral training of a new generation of interdisciplinary researchers. Notable interdisciplinary collaborative research results for the first halfperiod include novel approaches for test generation, soft-error and transient faults vulnerability analysis, cross-layer fault-tolerance and error-resilience, functional safety validation, reliability assessment and run-time management, HW security enhancement and initial implementation of these into holistic EDA tools.

[1]  Jaan Raik,et al.  BELAS Registration Form 2 nd Biannual European - Latin American Summer School on Design, Test and Reliability , 2014 .

[2]  Raimund Ubar,et al.  High-Level Combined Deterministic and Pseudo-exhuastive Test Generation for RISC Processors , 2019, 2019 IEEE European Test Symposium (ETS).

[3]  Dan Alexandrescu,et al.  Understanding multidimensional verification: Where functional meets non-functional , 2019, Microprocess. Microsystems.

[4]  Giovanni Squillero,et al.  An Enhanced Evolutionary Technique for the Generation of Compact Reconfigurable Scan-Network Tests , 2019, J. Circuits Syst. Comput..

[5]  Marko Andjelkovic,et al.  Design of SRAM-Based Low-Cost SEU Monitor for Self-Adaptive Multiprocessing Systems , 2019, 2019 22nd Euromicro Conference on Digital System Design (DSD).

[6]  Giovanni Squillero,et al.  Simulation-based Equivalence Checking between IEEE 1687 ICL and RTL , 2019, 2019 IEEE International Test Conference (ITC).

[7]  Dan Alexandrescu,et al.  Functional Failure Rate Due to Single-Event Transients in Clock Distribution Networks , 2019, 2019 14th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS).

[8]  Giovanni Squillero,et al.  A Novel Sequence Generation Approach to Diagnose Faults in Reconfigurable Scan Networks , 2020, IEEE Transactions on Computers.

[9]  Dan Alexandrescu,et al.  Machine Learning to Tackle the Challenges of Transient and Soft Errors in Complex Circuits , 2019, 2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS).

[10]  Said Hamdioui,et al.  Combining Fault Analysis Technologies for ISO26262 Functional Safety Verification , 2019, 2019 IEEE 28th Asian Test Symposium (ATS).

[11]  Jörg Nolte,et al.  Low latency reconfiguration mechanism for fine-grained processor internal functional units , 2019, 2019 IEEE Latin American Test Symposium (LATS).

[12]  Fabian Vargas,et al.  A defect-oriented test approach using on-Chip current sensors for resistive defects in FinFET SRAMs , 2018, Microelectron. Reliab..

[13]  Zoya Dyka,et al.  Optical Fault Injections: Most Often Used Setups , 2018, Krypto-Tag.

[14]  Jaan Raik,et al.  A scalable model based RTL framework zamiaCAD for static analysis , 2012, 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC).

[15]  Giovanni Squillero,et al.  A New Technique to Generate Test Sequences for Reconfigurable Scan Networks , 2018, 2018 IEEE International Test Conference (ITC).

[16]  Said Hamdioui,et al.  Use of Formal Methods for verification and optimization of Fault Lists in the scope of ISO26262 , 2018 .

[17]  Giovanni Squillero,et al.  Rejuvenation of NBTI-Impacted Processors Using Evolutionary Generation of Assembler Programs , 2016, 2016 IEEE 25th Asian Test Symposium (ATS).

[18]  Jaan Raik,et al.  Efficient Fault Injection based on Dynamic HDL Slicing Technique , 2019, 2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS).

[19]  Dan Alexandrescu,et al.  Challenges of Reliability Assessment and Enhancement in Autonomous Systems , 2019, 2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT).

[20]  Giovanni Squillero,et al.  On NBTI-induced Aging Analysis in IEEE 1687 Reconfigurable Scan Networks , 2019, 2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC).

[21]  Jaan Raik,et al.  Software-Based Mitigation for Memory Address Decoder Aging , 2019, 2019 IEEE Latin American Test Symposium (LATS).

[22]  Raimund Ubar,et al.  Mixed-level identification of fault redundancy in microprocessors , 2019, 2019 IEEE Latin American Test Symposium (LATS).

[23]  Jaan Raik,et al.  Accelerating Transient Fault Injection Campaigns by using Dynamic HDL Slicing , 2019, 2019 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC).

[24]  Raimund Ubar,et al.  New categories of Safe Faults in a processor-based Embedded System , 2019, 2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[25]  Dan Alexandrescu,et al.  Single-Event Characterization of Xilinx UltraScale+® MPSOC under Standard and Ultra-High Energy Heavy-Ion Irradiation , 2018, 2018 IEEE Nuclear & Space Radiation Effects Conference (NSREC 2018).

[26]  Matteo Sonza Reorda,et al.  Untestable faults identification in GPGPUs for safety-critical applications , 2019, 2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS).

[27]  Said Hamdioui,et al.  DFT Scheme for Hard-to-Detect Faults in FinFET SRAMs , 2019, 2019 IEEE European Test Symposium (ETS).

[28]  Matteo Sonza Reorda,et al.  On the in-field test of the GPGPU scheduler memory , 2019, 2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[29]  Ahmet Cagri Bagbaba.  Improving the Confidence Level in Functional Safety Simulation Tools for ISO 26262 , 2018 .

[30]  Sandip Ray,et al.  Challenges and Trends in Modern SoC Design Verification , 2017, IEEE Design & Test.

[31]  Matteo Sonza Reorda,et al.  About the functional test of the GPGPU scheduler , 2018, 2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS).

[32]  Said Hamdioui,et al.  Efficient Methodology for ISO26262 Functional Safety Verification , 2019, 2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS).

[33]  Dan Alexandrescu,et al.  The Validation of Graph Model-Based, Gate Level Low-Dimensional Feature Data for Machine Learning Applications , 2019, 2019 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC).

[34]  Matteo Sonza Reorda,et al.  Testing permanent faults in pipeline registers of GPGPUs: A multi-kernel approach , 2019, 2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS).

[35]  Dan Alexandrescu,et al.  On the Estimation of Complex Circuits Functional Failure Rate by Machine Learning Techniques , 2019, 2019 49th Annual IEEE/IFIP International Conference on Dependable Systems and Networks – Supplemental Volume (DSN-S).

[36]  Said Hamdioui,et al.  A DFT Scheme to Improve Coverage of Hard-to-Detect Faults in FinFET SRAMs , 2020, 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[37]  Ingrid Verbauwhede,et al.  Physically Unclonable Functions: A Study on the State of the Art and Future Research Directions , 2010, Towards Hardware-Intrinsic Security.

[38]  Heinrich Theodor Vierhaus,et al.  RESCUE: Cross-Sectoral PhD Training Concept for Interdependent Reliability, Security and Quality , 2018, 2018 12th European Workshop on Microelectronics Education (EWME).

[39]  Michael Hübner,et al.  Runtime Adaptive Cache for the LEON3 Processor , 2018, ARC.

[40]  Ingrid Verbauwhede.  Security Adds an Extra Dimension to IC Design: Future IC Design Must Focus on Security in Addition to Low Power and Energy , 2017, IEEE Solid-State Circuits Magazine.

[41]  Matteo Sonza Reorda,et al.  An extended model to support detailed GPGPU reliability analysis , 2019, 2019 14th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS).

[42]  Luigi San Paolo.  New techniques for reducing the duration of reconfigurable scan network test , 2018 .

[43]  Jaan Raik,et al.  PASCAL: Timing SCA Resistant Design and Verification Flow , 2019, 2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS).

[44]  Giovanni Squillero,et al.  A Semi-Formal Technique to Generate Effective Test Sequences for Reconfigurable Scan Networks , 2018, 2018 IEEE International Test Conference in Asia (ITC-Asia).

[45]  Matteo Sonza Reorda,et al.  On the evaluation of SEU effects in GPGPUs , 2019, 2019 IEEE Latin American Test Symposium (LATS).

[46]  Dan Alexandrescu,et al.  Modeling Gate-Level Abstraction Hierarchy Using Graph Convolutional Neural Networks to Predict Functional De-Rating Factors , 2019, 2019 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[47]  Rolf Kraemer,et al.  A Particle Detector Based on Pulse Stretching Inverter Chain , 2019, 2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS).

[48]  Jaan Raik,et al.  Towards Multidimensional Verification: Where Functional Meets Non-Functional , 2018, 2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC).

[49]  Dan Alexandrescu,et al.  A Novel Error Rate Estimation Approach forUltraScale+ SRAM-based FPGAs , 2018, 2018 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).