A novel approach to the simulation of continuous-time /spl Delta//spl Sigma/ modulators is presented. The proposed method uses analytical integration instead of numerical integration commonly used by SPICE-like simulators. First of all, expressions for a single integrator (which can be any integrator described by a second order model) are derived. These expressions allow one to calculate the states of the system at the next sampling event, using the states at the previous sampling event as initial conditions. Starting from these expressions recursive relations are derived for an (n+1)-th order /spl Delta//spl Sigma/ modulator. Since all derived expressions are in the time-domain, different forms of jitter can be implemented easily. To improve the simulator efficiency, all time-independent variables (i.e those that remain constant during a simulation) are calculated beforehand. The simulation method is implemented in C and experimental results show the method to be 20-30 times faster than a SPICE-like simulation of linear macromodels with a complexity comparable to the model used by the proposed method.
[1]
Ajoy Opal,et al.
Sampled data simulation of linear and nonlinear circuits
,
1996,
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2]
Georges Gielen,et al.
VHDL-AMS models for continuous-time Delta-Sigma modulators
,
2001
.
[3]
Omid Oliaei.
Clock jitter noise spectra in continuous-time delta-sigma modulators
,
1999,
ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).
[4]
R. Schreier,et al.
Delta-sigma modulators employing continuous-time circuitry
,
1996
.
[5]
W. Snelgrove,et al.
Clock jitter and quantizer metastability in continuous-time delta-sigma modulators
,
1999
.