Simultaneous Wire Sizing and Decoupling Capacitance Budgeting for Robust On-Chip Power Delivery
暂无分享,去创建一个
[1] Lawrence T. Pileggi,et al. PRIMA: passive reduced-order interconnect macromodeling algorithm , 1997, ICCAD 1997.
[2] Sheldon X.-D. Tan,et al. Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Lawrence T. Pileggi,et al. PRIMA: passive reduced-order interconnect macromodeling algorithm , 1998, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[4] M. Breuer,et al. Minimal area design of power/ground nets having graph topologies , 1987 .
[5] Sani R. Nassif,et al. Fast power grid simulation , 2000, Proceedings 37th Design Automation Conference.
[6] Kaushik Roy,et al. Decoupling capacitance allocation for power supply noise suppression , 2001, ISPD '01.
[7] Sani R. Nassif,et al. An algorithm for optimal decoupling capacitor sizing and placement for standard cell layouts , 2002, ISPD '02.
[8] Rajendran Panda,et al. Design and analysis of power distribution networks in PowerPCTM microprocessors , 1998, DAC 1998.
[9] Ibrahim N. Hajj,et al. Simulation and optimization of the power distribution network in VLSI circuits , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).
[10] Sheldon X.-D. Tan,et al. Fast power/ground network optimization based on equivalent circuit modeling , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[11] Sheldon X.-D. Tan,et al. Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings , 1999, DAC '99.
[12] Sachin S. Sapatnekar,et al. Fast analysis and optimization of power/ground networks , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).
[13] David D. Ling,et al. Power Supply Noise Analysis Methodology For Deep-submicron Vlsi Chip Design , 1997, Proceedings of the 34th Design Automation Conference.
[14] Ernest S. Kuh,et al. Power and ground network topology optimization for cell based VLSIs , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[15] Rajendran Panda,et al. Design and analysis of power distribution networks in PowerPC microprocessors , 1998, DAC.
[16] Charlie Chung-Ping Chen,et al. Efficient large-scale power grid analysis based on preconditioned Krylov-subspace iterative methods , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[17] Sani R. Nassif,et al. Multigrid-like technique for power grid analysis , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).
[18] Yici Cai,et al. A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery , 2004, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753).
[19] Rajendran Panda,et al. Hierarchical analysis of power distribution networks , 2000, DAC.
[20] Chung-Kuan Cheng,et al. Area minimization of power distribution network using efficient nonlinear programming techniques , 2001, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[21] Malgorzata Marek-Sadowska,et al. On-chip power supply network optimization using multigrid-based technique , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[22] Kai Wang,et al. On-chip power supply network optimization using multigrid-based technique , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).