ESD protection devices placed inside keep-out zone (KOZ) of through Silicon Via (TSV) in 3D stacked integrated circuits

Through Silicon Via (TSV) has been utilized in vertically stacking IC dice to implement real system-in-chip applications. However, threshold voltage and mobility of MOSFETs can be influenced by induced mechanical strain of the TSV, causing degradation or non-stability of functional circuits. Therefore, a Keep-out Zone (KOZ) is defined, meaning that active devices are forbidden in this area. This paper investigates the impact on ESD protection devices placed inside this KOZ in bulk FinFET process.

[1]  M. Koyanagi,et al.  High density 3D LSI technology using W/Cu hybrid TSVs , 2011, International Electron Devices Meeting.

[2]  Kaustav Banerjee,et al.  3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.

[3]  TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC , 2014, CACM.

[4]  E. A. Amerasekera,et al.  ESD in silicon integrated circuits , 1995 .

[5]  Paresh Limaye,et al.  Design issues and considerations for low-cost 3D TSV IC technology , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[6]  D. Kwong,et al.  Study of 15µm pitch solder microbumps for 3D IC integration , 2009, 2009 59th Electronic Components and Technology Conference.

[7]  T. Dao,et al.  Through-Silicon-Via stress 3D modeling and design , 2010, 2010 IEEE International Conference on Integrated Circuit Design and Technology.

[8]  Luca Benini,et al.  Design Issues and Considerations for Low-Cost 3-D TSV IC Technology , 2010, IEEE Journal of Solid-State Circuits.

[9]  A. Jourdain,et al.  3D stacked IC demonstration using a through Silicon Via First approach , 2008, 2008 IEEE International Electron Devices Meeting.

[10]  R.R. Tummala,et al.  SOP: what is it and why? A new microsystem-integration technology paradigm-Moore's law for system integration of miniaturized convergent systems of the next decade , 2004, IEEE Transactions on Advanced Packaging.

[11]  Eric Beyne,et al.  Electrically yielding Collective Hybrid Bonding for 3D stacking of ICs , 2009, 2009 59th Electronic Components and Technology Conference.