Development of 3D Thin WLCSP Using Vertical Via Last TSV Technology with Various Temporary Bonding Materials and Low Temperature PECVD Process
暂无分享,去创建一个
Wei Zhang | Daquan Yu | Zhiyi Xiao | Jun Fan | Yulong Ren | Yang-Bo Li | Xiaohua Huang
[1] Daquan Yu,et al. Low temperature wafer level conformal polymer dielectric spray coating for through silicon vias with 2:1 aspect ratio , 2016 .
[2] X. Jing,et al. The effect of temporary bonding on post processing in TSV interposer manufacturing , 2015 .
[3] K. Zoschke,et al. Via last technology for direct stacking of processor and flash , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.
[4] O. Ehrmann,et al. Polyimide based temporary wafer bonding technology for high temperature compliant TSV backside processing and thin device handling , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.
[5] J. H. Lau,et al. How to select adhesive materials for temporary bonding and de-bonding of 200mm and 300mm thin-wafer handling for 3D IC integration? , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).
[6] H Reichl,et al. Evaluation of thin wafer processing using a temporary wafer handling system as key technology for 3D system integration , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).
[7] Peter Ramm,et al. Wafer‐Level 3D System Integration , 2008 .
[8] X. Jing,et al. Properties and electric characterizations of tetraethyl orthosilicate-based plasma enhanced chemical vapor deposition oxide film deposited at 400 °C for through silicon via application , 2014 .