Short-channel effect improved by lateral channel-engineering in deep-submicronmeter MOSFET's

The normal and reverse short-channel effect of LDD MOSFET's with lateral channel-engineering (pocket or halo implant) has been investigated. An analytical model is developed which can predict V/sub th/ as a function of L/sub eff/, V/sub DS/, V/sub BS/, and pocket parameters down to 0.1-/spl mu/m channel length. The new model shows that the V/sub th/ roll-up component due to pocket implant has an exponential dependence on channel length and is determined roughly by (N/sub p/)/sup 1/4 /L/sub p/. The validity of the model is verified by both experimental data and two-dimensional (2-D) numerical simulation. On the basis of the model, a methodology to optimize the minimum channel length L/sub min/ is presented. The theoretical optimal pocket implant performance is to achieve an L/sub min/ approximately 55/spl sim/60% that of a uniform-channel MOSFET without pocket implant, which is a significant (over one technology generation) improvement. The process design window of pocket implant is analyzed. The design tradeoff between the improvement of short-channel immunity and the other device electrical performance is also discussed.

[1]  Generalized guide for MOSFET miniaturization , 1979, 1979 International Electron Devices Meeting.

[2]  H. Onodera,et al.  An anomalous increase of threshold voltages with shortening the channel lengths for deeply boron-implanted N-channel MOSFET's , 1981, IEEE Transactions on Electron Devices.

[3]  C. Mazure,et al.  Submicron short channel effects due to gate reoxidation induced lateral interstitial diffusion , 1987, 1987 International Electron Devices Meeting.

[4]  Seiki Ogura,et al.  A new asymmetrical halo source GOLD drain (HS-GOLD) deep sub-half-micrometer n-MOSFET design for reliability and performance , 1989 .

[5]  H. Arima,et al.  A novel source-to-drain nonuniformly doped channel (NUDC) MOSFET for high current drivability and threshold voltage controllability , 1990, International Technical Digest on Electron Devices.

[6]  K. Suzuki,et al.  Physical mechanism of the “reverse short-channel effect” in MOS transistors , 1991 .

[7]  N. Arora,et al.  Modeling the anomalous threshold voltage behavior of submicrometer MOSFET's , 1992, IEEE Electron Device Letters.

[8]  Toru Toyabe,et al.  A sub-0.1-/spl mu/m grooved gate MOSFET with high immunity to short-channel effects , 1993, Proceedings of IEEE International Electron Devices Meeting.

[9]  W. Noble,et al.  A model for anomalous short-channel behavior in submicron MOSFETs , 1993, IEEE Electron Device Letters.

[10]  C. Hu,et al.  Threshold voltage model for deep-submicrometer MOSFETs , 1993 .

[11]  Ji Zhao,et al.  Submicron Large-Angle-Tilt Implanted Drain technology for mixed-signal applications , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[12]  T. Hori,et al.  A 0.1 /spl mu/m CMOS technology with tilt-implanted punchthrough stopper (TIPS) , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[13]  Pass transistor designs using pocket implant to improve manufacturability for 256 Mbit DRAM and beyond , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[14]  Toru Toyabe,et al.  Reverse short-channel effect of threshold voltage in LOCOS parasitic MOSFETs , 1995 .

[15]  C. Hu,et al.  A comparative study of advanced MOSFET concepts , 1996 .