Comprehensive ESD protection for flip-chip products in a dual gate oxide 65nm CMOS technology

In this paper we present a modular and flexible new active MOSFET ESD rail clamp network configuration for use in flip-chip products. A key challenge was to efficiently fit all required ESD elements for an OVDD segment wholly into the I/O cells of that segment, without need for power/ground or spacer cells.

[1]  J.W. Miller,et al.  Engineering the cascoded NMOS output buffer for maximum V/sub t1/ , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[2]  E. Worley,et al.  Sub-micron chip ESD protection schemes which avoid avalanching junctions , 1995, Electrical Overstress/Electrostatic Discharge Symposium Proceedings.

[3]  P. Mortini,et al.  Investigation on different ESD protection strategies devoted to 3.3 V RF applications (2 GHz) in a 0.18 /spl mu/m CMOS process , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[4]  M. Stockinger,et al.  ESD protection for advanced CMOS SOI technologies , 2005, 2005 Electrical Overstress/Electrostatic Discharge Symposium.

[5]  R. Gauthier,et al.  Semiconductor process and structural optimization of shallow trench isolation-defined and polysilicon-bound source/drain diodes for ESD networks , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[6]  P. Mortini,et al.  Investigation on different ESD protection strategies devoted to 3.3V RF applications (2GHz) in a 0.18μm CMOS process , 2002 .

[7]  M. Stockinger,et al.  Advanced ESD rail clamp network design for high voltage CMOS applications , 2004, 2004 Electrical Overstress/Electrostatic Discharge Symposium.

[8]  Cynthia A. Torres,et al.  Modular, portable, and easily simulated ESD protection networks for advanced CMOS technologies , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.

[9]  P.A. Juliano,et al.  ESD protection design challenges for a high pin-count alpha microprocessor in a 0.13 μm CMOS SOI technology , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[10]  M. Stockinger,et al.  Boosted and distributed rail clamp networks for ESD protection in advanced CMOS technologies , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[11]  M. Stockinger,et al.  Engineering single NMOS and PMOS output buffers for maximum failure voltage in advanced CMOS technologies , 2004, 2004 Electrical Overstress/Electrostatic Discharge Symposium.

[12]  M. Stockinger,et al.  Characterization and modeling of three CMOS diode structures in the CDM to HBM timeframe , 2006, 2006 Electrical Overstress/Electrostatic Discharge Symposium.