The R4000, a highly integrated, 64-b RISC microprocessor that provides a simple solution to the increasing demands on the size of address space while maintaining full compatibility with previous Mips processors, is described. The microprocessor's on-chip central processing unit, floating point unit, memory management unit, primary caches, system interface logic, secondary cache control logic with flexible interface, the programmable system interface for high-performance multiprocessor servers and low-cost desktop systems, the flexible multiprocessor support, and the 1.2 million transistors implemented in CMOS technology are discussed. The R4000's superpipelining techniques allow it to process more instructions simultaneously than the previous generation of microprocessors. It is shown that, according to SPEC benchmark tests, it achieves the highest performance of any microprocessor chip.<<ETX>>
[1]
John R. Mashey.
64-bit computing
,
1991
.
[2]
Steven A. Przybylski,et al.
Cache and memory hierarchy design: a performance-directed approach
,
1990
.
[3]
Alan Jay Smith,et al.
Cache Memories
,
1982,
CSUR.
[4]
David A. Patterson,et al.
Computer Architecture: A Quantitative Approach
,
1969
.
[5]
Mark Johnson,et al.
The MIPS R3010 floating-point coprocessor
,
1988,
IEEE Micro.
[6]
Damiel E. Atkins.
Higher-Radix Division Using Estimates of the Divisor and Partial Remainders
,
1968,
IEEE Transactions on Computers.
[7]
Norman P. Jouppi,et al.
MIPS: a VLSI processor architecture
,
1981
.