A Quasi Two-Dimensional Conduction Model for Polycrystalline Silicon Thin-Film Transistor Based on Discrete Grains

A quasi 2-D conduction model based on the thermionic emission of charge carriers over the energy barriers at discrete grain boundaries is formulated for a polycrystalline silicon thin-film transistor with an undoped body. Each grain boundary is characterized by an energy-dispersed density of trap states. The occupied trap states are assumed to form a ldquolinerdquo charge adjacent to the interface of the channel and the gate dielectric of a transistor. The electrostatic potential of a grain boundary is subsequently determined. This general approach allows the modeling of energy barriers in a transistor without deliberate channel doping, and the resulting conduction model is continuously applicable from the ldquopseudosubthresholdrdquo to the ldquolinearrdquo regime of operation of a transistor. Good agreement between the experimental and the calculated transfer and output characteristics is obtained. The procedure for determining the density of trap states is described and demonstrated. It is found that the energy dependence of the trap states can be approximated by a simple exponential function.

[1]  Jean Brini,et al.  On-current modeling of large-grain polycrystalline silicon thin-film transistors , 2001 .

[2]  B. Faughnan.  Subthreshold model of a polycrystalline silicon thin‐film field‐effect transistor , 1987 .

[3]  G. Kamarinos,et al.  On-state drain current modeling of large-grain poly-Si TFTs based on carrier transport through latitudinal and longitudinal grain boundaries , 2005, IEEE Transactions on Electron Devices.

[4]  Man Wong,et al.  Active-matrix organic light-emitting diode displays realized using metal-induced unilaterally crystallized polycrystalline silicon thin-film transistors , 2002 .

[5]  J. Shaw,et al.  Numerical simulations of amorphous silicon thin‐film transistors , 1990 .

[6]  M. Wong,et al.  Effects of trace nickel on the growth kinetics and the electrical characteristics of metal‐induced laterally crystallized polycrystalline silicon and devices , 2005 .

[7]  Hans A. Bethe,et al.  Theory of the Boundary Layer of Crystal Rectifiers , 1991 .

[8]  Chun-Chien Tsai,et al.  High-Performance Self-Aligned Bottom-Gate Low-Temperature Poly-Silicon Thin-Film Transistors With Excimer Laser Crystallization , 2007, IEEE Electron Device Letters.

[9]  S. Suyama,et al.  A model of current—Voltage characteristics in polycrystalline silicon thin-film transistors , 1987, IEEE Transactions on Electron Devices.

[10]  Horng Nan Chern,et al.  An analytical model for the above-threshold characteristics of polysilicon thin-film transistors , 1995 .

[11]  H. Ikeda,et al.  Evaluation of grain boundary trap states in polycrystalline-silicon thin-film transistors by mobility and capacitance measurements , 2002 .

[12]  Jyh-Chyurn Guo,et al.  A quasi-two-dimensional analytical model for the turn-on characteristics of polysilicon thin-film transistors , 1990 .

[13]  Kenji Miyata,et al.  Analysis of current voltage characteristics of low-temperature-processed polysilicon thin-film transistors , 1992 .

[14]  A. Ortiz-Conde,et al.  Effects of grain boundaries on the channel conductance of SOl MOSFET's , 1983, IEEE Transactions on Electron Devices.

[15]  Ching-Yuan Wu,et al.  An analytical grain-barrier height model and its characterization for intrinsic poly-Si thin-film transistor , 1998 .

[16]  N. Young,et al.  An investigation of laser annealed and metal-induced crystallized polycrystalline silicon thin-film transistors , 2001 .

[17]  Jean Brini,et al.  Grain and grain-boundary control of the transfer characteristics of large-grain polycrystalline silicon thin-film transistors , 2000 .

[18]  J. Brews,et al.  Threshold shifts due to nonuniform doping profiles in surface channel MOSFET's , 1979, IEEE Transactions on Electron Devices.

[19]  P. Migliorato,et al.  Extraction of Trap States at the Oxide-Silicon Interface and Grain Boundary for Polycrystalline Silicon Thin-Film Transistors , 2001 .

[20]  Jean Brini,et al.  Empirical relationship between low-frequency drain current noise and grain-boundary potential barrier height in high-temperature-processed polycrystalline silicon thin-film transistors , 2000 .

[21]  H. Kong,et al.  TWO-DIMENSIONAL SIMULATION STUDY OF FIELD-EFFECT OPERATION IN UNDOPED POLY-SI THIN-FILM TRANSISTORS , 1995 .

[22]  Man Wong,et al.  Analytical I-V relationship incorporating field-dependent mobility for a symmetrical DG MOSFET with an undoped body , 2006 .

[23]  P. J. van der Zaag,et al.  High-performance poly-Si TFTs made by Ni-mediated crystallization through low-shot laser annealing , 2003, IEEE Electron Device Letters.

[24]  Guglielmo Fortunato,et al.  Model for the above-threshold characteristics and threshold voltage in polycrystalline silicon transistors , 1990 .

[25]  J. Shaw,et al.  Numerical Simulations of Amorphous and Polycrystalline Silicon Thin-Film Transistors , 1990 .

[26]  P. J. Scanlon,et al.  Conductivity behavior in polycrystalline semiconductor thin film transistors , 1982 .

[27]  M. Hack,et al.  Avalanche-induced effects in polysilicon thin-film transistors , 1991, IEEE Electron Device Letters.

[28]  Y. Uemoto,et al.  A high-performance stacked-CMOS SRAM cell by solid phase growth technique , 1990, Digest of Technical Papers.1990 Symposium on VLSI Technology.

[29]  Mingxiang Wang,et al.  An Effective Channel Mobility-Based Analytical On-Current Model for Polycrystalline Silicon Thin-Film Transistors , 2007, IEEE Transactions on Electron Devices.

[30]  Modeling of accumulation-mode MOSFET's in PolySilicon thin films , 1985, IEEE Electron Device Letters.

[31]  Y. Mizushima,et al.  Effects of Grain Boundaries on the Channel Conductance of SO1 MOSFET's , 1983 .

[32]  Pole-Shang Lin,et al.  On the pseudo-subthreshold characteristics of polycrystalline-silicon thin-film transistors with large grain size , 1993, IEEE Electron Device Letters.

[33]  H/sub 2//O/sub 2/ plasma on polysilicon thin-film transistor , 1993 .

[34]  Zhiguo Meng,et al.  High performance low temperature metal-induced unilaterally crystallized polycrystalline silicon thin film transistors for system-on-panel applications , 2000 .

[35]  P. K. Ko,et al.  A physical poly-silicon thin film transistor model for circuit simulations , 1993, Proceedings of IEEE International Electron Devices Meeting.