Sense Amplifier Based Comparator Design for SAR ADC
暂无分享,去创建一个
Lei Han | Yaxin Wang | Zhijun Pei | Zhijun Pei | Yaxin Wang | Lei Han
[1] Reza Lotfi,et al. Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[2] Liam Kilmartin,et al. Compressed Sensing for Bioelectric Signals: A Review , 2015, IEEE Journal of Biomedical and Health Informatics.
[3] R. Jacob Baker,et al. CMOS Circuit Design, Layout, and Simulation , 1997 .
[4] Un-Ku Moon,et al. An Over-60 dB True Rail-to-Rail Performance Using Correlated Level Shifting and an Opamp With Only 30 dB Loop Gain , 2008, IEEE Journal of Solid-State Circuits.
[5] Soon-Jyh Chang,et al. A 1-µW 10-bit 200-kS/s SAR ADC With a Bypass Window for Biomedical Applications , 2012, IEEE Journal of Solid-State Circuits.
[6] Wouter A. Serdijn,et al. Analysis of Power Consumption and Linearity in Capacitive Digital-to-Analog Converters Used in Successive Approximation ADCs , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.
[7] Jianqing Li,et al. A Digital Compressed Sensing-Based Energy-Efficient Single-Spot Bluetooth ECG Node , 2018, Journal of healthcare engineering.
[8] Luca Benini,et al. Energy-Efficiency Analysis of Analog and Digital Compressive Sensing in Wireless Sensors , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.
[9] B. Razavi,et al. An 8-bit 150-MHz CMOS A/D converter , 1999, IEEE Journal of Solid-State Circuits.