Design of an 8-bit Bit-Parallel RSFQ Microprocessor
暂无分享,去创建一个
Guang-Ming Tang | Xiao-Chun Ye | Dong-Rui Fan | Zhi-Min Zhang | Ning-Hui Sun | Pei-Yao Qu | Jia-Hong Yang | Guang-Ming Tang | Zhimin Zhang | Ning-Hui Sun | Xiao-Chun Ye | D. Fan | Pei-Yao Qu | Jia-Hong Yang
[1] O A Mukhanov,et al. Energy-Efficient Single Flux Quantum Technology , 2011, IEEE Transactions on Applied Superconductivity.
[2] Y. Yamanashi,et al. Study of LR-Loading Technique for Low-Power Single Flux Quantum Circuits , 2007, IEEE Transactions on Applied Superconductivity.
[3] Guang-Ming Tang,et al. Logic Design of a 16-bit Bit-Slice Arithmetic Logic Unit for 32-/64-bit RSFQ Microprocessors , 2018, IEEE Transactions on Applied Superconductivity.
[4] Ieee Standards Board. IEEE Standard hardware Description language : based on the Verilog hardware description language , 1996 .
[5] Yuki Yamanashi,et al. Bit-Serial Single Flux Quantum Microprocessor CORE , 2008, IEICE Trans. Electron..
[6] Y. Yamanashi,et al. A single-flux-quantum logic prototype microprocessor , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[7] N. Takagi,et al. 4-bit Bit-Slice Arithmetic Logic Unit for 32-bit RSFQ Microprocessors , 2016, IEEE Transactions on Applied Superconductivity.
[8] Mikhail Dorojevets,et al. Architectural and implementation challenges in designing high-performance RSFQ processors: a FLUX-1 microprocessor and beyond , 2003 .
[9] Kazuyoshi Takagi,et al. Design and Demonstration of an 8-bit Bit-Serial RSFQ Microprocessor: CORE e4 , 2016, IEEE Transactions on Applied Superconductivity.
[10] Anna Y. Herr,et al. Ultra-low-power superconductor logic , 2011, 1103.4269.
[11] Kazuyoshi Takagi,et al. 80-GHz Operation of an 8-Bit RSFQ Arithmetic Logic Unit , 2015, 2015 15th International Superconductive Electronics Conference (ISEC).
[12] Guang-Ming Tang,et al. Design of Datapath Circuits for a Bit-Parallel 8-bit RSFQ Microprocessor , 2019, 2019 IEEE International Superconductive Electronics Conference (ISEC).
[13] T. V. Filippov,et al. 20 GHz operation of an asynchronous wave-pipelined RSFQ arithmetic-logic unit , 2012 .
[14] D. S. Holmes,et al. Energy-Efficient Superconducting Computing—Power Budgets and Requirements , 2013, IEEE Transactions on Applied Superconductivity.
[15] Kazuyoshi Takagi,et al. Design and implementation of a pipelined 8 bit-serial single-flux-quantum microprocessor with cache memories , 2007 .
[16] N. Yoshikawa,et al. 8-Bit Asynchronous Sparse-Tree Superconductor RSFQ Arithmetic-Logic Unit With a Rich Set of Operations , 2013, IEEE Transactions on Applied Superconductivity.
[17] M Dorojevets,et al. 8-Bit Asynchronous Wave-Pipelined RSFQ Arithmetic-Logic Unit , 2011, IEEE Transactions on Applied Superconductivity.
[18] V. Semenov,et al. RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems , 1991, IEEE Transactions on Applied Superconductivity.
[19] Dmitry Zinoviev,et al. FLUX chip: design of a 20-GHz 16-bit ultrapipelined RSFQ processor prototype based on 1.75-/spl mu/m LTS technology , 2001 .
[20] N. Yoshikawa,et al. Design and Implementation of a Fully Asynchronous SFQ Microprocessor: SCRAM2 , 2007, IEEE Transactions on Applied Superconductivity.