The driving force for development of IC and system in future: Reducing the power consumption and improving the ratio of performance to power consumption

With the development of information technology, integrated circuits (IC) and system which target high performance and low power consumption have widely penetrated to all the aspects of national economy, national defense construction and people’s life. With the continuous increase in IC integration density, the power consumption is becoming the limiting factor. It turns out that the driving force of the future IC and system development is the reduction of the power consumption and improvement of the performance/power ratio. The Moore’s Law is inherently the law for the technology and economic development, and has served as the guideline of the IC development for half a century. However, with the scaling down of IC feature size and the corresponding increased integration density, it is progressively approaching the physical limitation. Moore’s Law will gradually complete its historic mission and it will be replaced by a law of reducing the power consumption while ensuring the performance requirements for IC, SoC and SiP performance, law of improving the performance/power ratio. This paper will discuss the related research topics on Green micro/nanoelectronics, including low-power design, novel low-power devices, manufacturing processes for low power applications and related micro/nano electromechanical systems.

[1]  G. Amaratunga,et al.  Silicon surface tunnel transistor , 1995 .

[2]  Yoshihiro Hayashi,et al.  Highly thermal-stable, plasma-polymerized BCB polymer film , 2003 .

[3]  Judith Gurney.  BP Statistical Review of World Energy , 1985 .

[4]  Ru Huang,et al.  Unipolar Resistive Switch Based on Silicon Monoxide Realized by CMOS Technology , 2009, IEEE Electron Device Letters.

[5]  Ru Huang,et al.  High-Performance BOI FinFETs Based on Bulk-Silicon Substrate , 2008, IEEE Transactions on Electron Devices.

[6]  T. W. Hickmott.  LOW-FREQUENCY NEGATIVE RESISTANCE IN THIN ANODIC OXIDE FILMS , 1962 .

[7]  Andre K. Geim,et al.  The rise of graphene. , 2007, Nature materials.

[8]  C. Dimitrakopoulos,et al.  100 GHz Transistors from Wafer Scale Epitaxial Graphene , 2010, 1002.3845.

[9]  Daniel C. Edelstein,et al.  Self-Assembly Based Air-Gap Integration , 2008 .

[10]  D.S.H. Chan,et al.  A Novel Dual-Metal Gate Integration Process for Sub-1nm EOT HfO2 CMOS Devices , 2004 .

[11]  Jinfeng Kang,et al.  Direct tunneling current model for MOS devices with ultra-thin gate oxide including quantization effect and polysilicon depletion effect , 2003 .

[12]  Yoshihiro Hayashi,et al.  Highly thermal-stable, plasma-polymerized BCB polymer film (k=2.6) for Cu dual-damascene interconnects , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[13]  D.S.H. Chan,et al.  Scalability and Reliability Characteristics of CVD HfO2 Gate Dielectrics with HfN Electrodes for Advanced CMOS Applications , 2007 .

[14]  Ru Huang,et al.  Fabrication of 32 nm Vertical nMOSFETs with Asymmetric Graded Lightly Doped Drain Structure , 2008 .

[15]  Yu Tian,et al.  A novel nanoscaled device concept: quasi-SOI MOSFET to eliminate the potential weaknesses of UTB SOI MOSFET , 2005, IEEE Transactions on Electron Devices.

[16]  Seiichi Kondo,et al.  Plasma Cure Process for Porous SiOCH Films using CF4 Gas , 2007 .

[17]  H. Shibata,et al.  Cost-effective air-gap interconnects by all-in-one post-removing process , 2008, 2008 International Interconnect Technology Conference.

[18]  R. Howe,et al.  A new nano-electro-mechanical field effect transistor (NEMFET) design for low-power electronics , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[19]  Ru Huang,et al.  A novel nitrogen-doped SiOx resistive switching memory with low switching voltages , 2010, 2010 Silicon Nanoelectronics Workshop.

[20]  A. Vanleenhove,et al.  A litho-only approach to double patterning , 2007, SPIE Advanced Lithography.

[21]  Alvin Leng Sun Loke,et al.  Copper drift in low-K polymer dielectrics for ULSI metallization , 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216).

[22]  Chenming Hu,et al.  A dynamic threshold voltage MOSFET (DTMOS) for ultra-low voltage operation , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[23]  H. Shichijo,et al.  Impact of interconnect technology scaling on SOC design methodologies , 2005, Proceedings of the IEEE 2005 International Interconnect Technology Conference, 2005..

[24]  SUPARNA DUTTASINHA,et al.  Graphene: Status and Prospects , 2009, Science.

[25]  Karen Ehrhardt-Martinez,et al.  Semiconductor technologies: The potential to revolutionize U.S. energy productivity (Part III) , 2010 .

[26]  D.S.H. Chan,et al.  Thermally robust high quality HfN/HfO/sub 2/ gate stack for advanced CMOS devices , 2003, IEEE International Electron Devices Meeting 2003.

[27]  Ru Huang,et al.  New Self-Aligned Silicon Nanowire Transistors on Bulk Substrate Fabricated by Epi-Free Compatible CMOS Technology: Process Integration, Experimental Characterization of Carrier Transport and Low Frequency noise , 2007, 2007 IEEE International Electron Devices Meeting.

[28]  Zhenhua Wang,et al.  Investigation into the Output Characteristics and Improvement of Operation Margin of IMOS (Impact Ionization MOS) Devices , 2009 .

[29]  J.F. Kang,et al.  Oxide-based RRAM: Uniformity improvement using a new material-oriented methodology , 2006, 2009 Symposium on VLSI Technology.

[30]  L. Chua.  Memristor-The missing circuit element , 1971 .