Design and Multi-Abstraction-Level Evaluation of a NoC Router for Mixed-Criticality Real-Time Systems

A Mixed Criticality System (MCS) combines real-time software tasks with different criticality levels. In a MCS, the criticality level specifies the level of assurance against system failure. For high-critical flows of messages, it is imperative to meet deadlines; otherwise, the whole system might fail, leading to catastrophic results, like loss of life or serious damage to the environment. In contrast, low-critical flows may tolerate some delays. Furthermore, in MCS, flow performances such as the Worst Case Communication Time (WCCT) may vary depending on the criticality level of the applications. Then execution platforms must provide different operating modes for applications with different levels of criticality. To conclude, in Network-On-Chip (NoC), sharing resources between communication flows can lead to unpredictable latencies and subsequently turns the implementation of MCS in many-core architectures challenging. In this article, we propose and evaluate a new NoC router to support MCS based on an accurate WCCT analysis for high-critical flows. The proposed router, called Double Arbiter and Switching router (DAS), jointly uses Wormhole and Store And Forward communication techniques for low- and high-critical flows, respectively. It ensures that high-critical flows meet their deadlines while maximizing the bandwidth remaining for the low-critical flows. We also propose a new method for high-critical communication time analysis, applied to Store And Forward switching mode with virtual channels. For low-critical flows communication time analysis, we adapt an existing wormhole communication time analysis with share policy to our context. The second contribution of this article is a multi-abstraction-level evaluation of DAS. We evaluate the communication time of flows, the system mode change, the cost, and four properties of DAS. Simulations with a cycle-accurate SystemC NoC simulator show that, with a 15% network use rate, the communication delay of high-critical flows is reduced by 80% while communication delay of low-critical flow is increased by 18% compared to solutions based on routers with multiple virtual channels. For 10% of network interferences, using system mode change, DAS reduces the high-critical communication delays about 66%. We synthesize our router with a 28nm SOI technology and show that the size overhead is limited of 2.5% compared to the solution based on virtual channel router. Finally, we applied model checking verification techniques to automatically prove several DAS properties required by critical systems designers.

[1]  Alan Burns,et al.  Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching , 2008, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008).

[2]  Sandeep K. Singh,et al.  Problems encountered in various arbitration techniques used in NOC router: A survey , 2015, 2015 International Conference on Electronic Design, Computer Networks & Automated Verification (EDCAV).

[3]  Pao-Ann Hsiung,et al.  Formal modeling and verification for Network-on-chip , 2010, The 2010 International Conference on Green Circuits and Systems.

[4]  Roman Obermaisser,et al.  Time-Triggered Extension Layer for On-Chip Network Interfaces in Mixed-Criticality Systems , 2015, 2015 Euromicro Conference on Digital System Design.

[5]  Alan Burns,et al.  Average and Worst-Case Latency Improvements in Mixed-Criticality Wormhole Networks-on-Chip , 2015, 2015 27th Euromicro Conference on Real-Time Systems.

[6]  Laurent Nana,et al.  Cheddar: a flexible real time scheduling framework , 2004, SIGAda.

[7]  Roberto d'Amore,et al.  Error detection method for the ARINC429 communication , 2018, 2018 IEEE 19th Latin-American Test Symposium (LATS).

[8]  Claire Pagetti,et al.  The ROSACE case study: From Simulink specification to multi/many-core execution , 2014, 2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS).

[9]  Jörg Henkel,et al.  Minimizing Virtual Channel Buffer for Routers in On-chip Communication Architectures , 2008, 2008 Design, Automation and Test in Europe.

[10]  Axel Jantsch,et al.  Highway in TDM NoCs , 2015, NOCS.

[11]  Zonghua Gu,et al.  Analytical and Experimental Performance Evaluations of CAN-FD Bus , 2018, IEEE Access.

[12]  Jean-Philippe Diguet,et al.  DTFM: a flexible model for schedulability analysis of real-time applications on NoC-based architectures , 2018, SIGBED.

[13]  Giorgio C. Buttazzo,et al.  Measuring the Performance of Schedulability Tests , 2005, Real-Time Systems.

[14]  Robert I. Davis,et al.  Mixed Criticality Systems - A Review , 2015 .

[15]  Joseph Sifakis,et al.  The IF Toolset , 2004, SFM.

[16]  Kees Goossens,et al.  AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.

[17]  Marius Bozga,et al.  IF-2.0: A Validation Environment for Component-Based Real-Time Systems , 2002, CAV.

[18]  Fabien Clermidy,et al.  Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture , 2008, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008).

[19]  Andrei Radulescu,et al.  Communication services for networks on chip , 2004 .

[20]  Krunal Jetly,et al.  Experimental Comparison of Store-and-Forward and Wormhole NoC Routers for FPGA's , 2013 .

[21]  Steve Vestal,et al.  Preemptive Scheduling of Multi-criticality Systems with Varying Degrees of Execution Time Assurance , 2007, 28th IEEE International Real-Time Systems Symposium (RTSS 2007).

[22]  Eduardo Tovar,et al.  How realistic is the mixed-criticality real-time system model? , 2015, RTNS.

[23]  Wei Shi,et al.  Networks-on-Chip: From Implementations to Programming Paradigms , 2014 .

[24]  Fernando Gehm Moraes,et al.  HERMES: an infrastructure for low area overhead packet-switching networks on chip , 2004, Integr..

[25]  Alan Burns,et al.  Analysis of buffering effects on hard real-time priority-preemptive wormhole networks , 2016, ArXiv.

[26]  Mohamad Sawan,et al.  Transaction Specific Virtual Channel Allocation in QoS Supported On-chip Communication , 2007 .

[27]  Michael Paulitsch,et al.  Mixed-Criticality Embedded Systems -- A Balance Ensuring Partitioning and Performance , 2015, 2015 Euromicro Conference on Digital System Design.

[28]  Hessam S. Sarjoughian,et al.  Modeling and verification of network-on-chip using constrained-DEVS , 2017, SpringSim.

[29]  Jean-Philippe Diguet,et al.  Modeling and Validation of a Mixed-Criticality NoC Router Using the IF Language , 2017, NoCArc@MICRO.

[30]  Patrick Graydon,et al.  Safety Assurance Driven Problem Formulation for Mixed-Criticality Scheduling , 2013, RTSS 2013.

[31]  Arcot Sowmya,et al.  Application of Formal Methods for System-Level Verification of Network on Chip , 2011, 2011 IEEE Computer Society Annual Symposium on VLSI.

[32]  Rolf Ernst,et al.  IDAMC: A NoC for mixed criticality systems , 2013, 2013 IEEE 19th International Conference on Embedded and Real-Time Computing Systems and Applications.

[33]  John A. Clark,et al.  Holistic schedulability analysis for distributed hard real-time systems , 1994, Microprocess. Microprogramming.

[34]  Alan Burns,et al.  Real-Time Communication Analysis with a Priority Share Policy in On-Chip Networks , 2009, 2009 21st Euromicro Conference on Real-Time Systems.

[35]  Anam Zaman Formal verification of Network-on-Chip ( NoC ) Architecture , 2015 .

[36]  Marco Di Natale,et al.  Mixed Criticality Systems - A History of Misconceptions? , 2016, IEEE Des. Test.

[37]  Alan Burns,et al.  A Wormhole NoC Protocol for Mixed Criticality Systems , 2014, 2014 IEEE Real-Time Systems Symposium.

[38]  Rolf Ernst,et al.  Efficient Latency Guarantees for Mixed-Criticality Networks-on-Chip , 2017, 2017 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS).

[39]  Alan Burns,et al.  System Mode Changes-General and Criticality-Based , 2014 .

[40]  Francisco J. Cazorla,et al.  Modeling High-Performance Wormhole NoCs for Critical Real-Time Embedded Systems , 2016, 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS).

[41]  Gerard J. M. Smit,et al.  A virtual channel router for on-chip networks , 2004, IEEE International SOC Conference, 2004. Proceedings..

[42]  Rolf Ernst,et al.  Real-time communication analysis for Networks-on-Chip with backpressure , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[43]  Jörg Henkel,et al.  Transaction Specific Virtual Channel Allocation in QoS Supported On-chip Communication , 2007, 2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP).

[44]  Computing Accurate Performance Bounds for Best Effort Networks-on-Chip , 2013, IEEE Transactions on Computers.