Fast acquisition clock and data recovery circuit with low jitter

This paper presents a half-rate clock and data recovery circuit (CDR)that combines the fast acquisition of a phase selection (PS) delay-locked loop (DLL) with the low jitter of a phase-locked loop (PLL). The PLL acquisition time improves considerably with use of a phase frequency magnitude detector(PFMD) that feeds back an estimate of the magnitude of the frequency difference in addition to the sign. Measurements in 0.5/spl mu/m CMOS technology show operation up to 700 Mb/s, a 7% acquisition range, an initial acquisition time of 8 bit times with jitter of 30% bit time, and jitter of 16 ps after the PLL acquires lock. With a phase frequency detector (PFD), the PLL locks in about 700 ns from an initial frequency difference of 7%. Measurements using a PFMD show the 700 ns PLL acquisition time is reduced on average by about a factor of 5 to 140 ns from an initial 7% frequency difference. The power dissipation is 300mW.

[1]  P. Larsson,et al.  A 2-1600-MHz CMOS clock recovery PLL with low-Vdd capability , 1999, IEEE J. Solid State Circuits.

[2]  C.A.T. Salama,et al.  Differential CMOS circuits for 622-MHz/933-MHz clock and data recovery applications , 2000, IEEE Journal of Solid-State Circuits.

[3]  Keiji Kishine,et al.  A jitter suppression technique for a 2.48832-Gb/s clock and data recovery circuit , 2002 .

[4]  Paul R. Gray,et al.  A 30-MHz hybrid analog/digital clock recovery circuit in 2- mu m CMOS , 1990 .

[5]  Beomsup Kim,et al.  A low-noise fast-lock phase-locked loop with adaptive bandwidth control , 2000, IEEE Journal of Solid-State Circuits.

[6]  Yiu-Fai Chan,et al.  A portable digital DLL for high-speed CMOS interface circuits , 1999, IEEE J. Solid State Circuits.

[7]  Albrecht Rothermel,et al.  Clock/data recovery PLL using half-frequency clock , 1997 .

[8]  Tae-Ju Lee,et al.  A 155-MHz clock recovery delay- and phase-locked loop , 1992 .

[9]  Maarten Kuijk,et al.  A 900-Mb/s CMOS data recovery DLL using half-frequency clock , 2002 .

[10]  G.S. La Rue,et al.  Clock and data recovery circuits with fast acquisition and low jitter , 2003, Proceedings of the 15th Biennial University/Government/ Industry Microelectronics Symposium (Cat. No.03CH37488).

[11]  Hui Wang,et al.  A 1 Gb/s CMOS clock and data recovery circuit , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[12]  C.R. Hogge.  A self correcting clock recovery circuit , 1985, IEEE Transactions on Electron Devices.

[13]  Behzad Razavi.  A 2.5-Gb/s 15-mW clock recovery circuit , 1996 .

[14]  Behzad Razavi,et al.  A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase/frequency detector , 2003, IEEE J. Solid State Circuits.

[15]  Jin-Ku Kang,et al.  Clock and data recovery circuit with two exclusive-OR phase frequency detector , 2000 .

[16]  U. Langmann,et al.  A Si bipolar phase and frequency detector IC for clock extraction up to 8 Gb/s , 1992 .

[17]  B. Razavi,et al.  Challenges in the design of high-speed clock and data recovery circuits , 2002, IEEE Commun. Mag..