A 16 Gb/s receiver with DC wander compensated rail-to-rail AC coupling and passive linear-equalizer in 22 nm CMOS

A 16 Gb/s receiver implemented in 22 nm SOI CMOS technology is reported. The analog frontend accepts a rail-to-rail input common-mode imposed from the transmitter side. It consists of a baseline wander compensated passive linear equalizer that AC-couples the received signal to the subsequent active CTLE with a regulated common-mode level. The programmable passive linear equalizer features a frequency response suitable for low-frequency equalization such as for skin-effect losses. When its zero is programmed at 200 MHz minimum frequency, the measured maximum mid-band peaking is 7 dB. The receiver architecture is half-rate and comprises an 8-tap DFE and a baud-rate CDR. With no FFE at the transmitter, 0.9 Vppd PRBS31 NRZ data are recovered error-free (BER<;10-12) across a copper channel with 34 dB attenuation at 8 GHz.

[1]  Pervez M. Aziz,et al.  A 1.0625 $\sim$ 14.025 Gb/s Multi-Media Transceiver With Full-Rate Source-Series-Terminated Transmit Driver and Floating-Tap Decision-Feedback Equalizer in 40 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[2]  S. Hale,et al.  A 5.2Gbps hypertransportTM integrated AC coupled receiver with DFR DC restore , 2007, 2007 IEEE Symposium on VLSI Circuits.

[3]  Masum Hossain,et al.  5–10 Gb/s 70 mW Burst Mode AC Coupled Receiver in 90-nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[5]  W. Walker,et al.  A 32Gb/s wireline receiver with a low-frequency equalizer, CTLE and 2-tap DFE in 28nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[6]  Thomas Toifl,et al.  A 2.6mW/Gbps 12.5Gbps RX with 8-tap switched-cap DFE in 32nm CMOS , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[7]  Nanju Na,et al.  DC wander effect of DC blocking capacitors on PCIe Gen3 signal integrity , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[8]  Emerson S. Fang,et al.  Linear Equalization and PVT-Independent DC Wander Compensation for AC-Coupled PCIe 3.0 Receiver Front End , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Pervez M. Aziz,et al.  A 1.0625-to-14.025Gb/s multimedia transceiver with full-rate source-series-terminated transmit driver and floating-tap decision-feedback equalizer in 40nm CMOS , 2011, 2011 IEEE International Solid-State Circuits Conference.

[10]  Mohamad Sawan,et al.  A very-high output impedance current mirror for very-low voltage biomedical analog circuits , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.