Gate Circuit Layout Optimization of Power Module Regarding Transient Current Imbalance

The layout of power multichip modules is one of the key points of a module design, especially for high power densities, where couplings are enlarged. This paper focuses on dynamic current imbalance between paralleled chips. It can be principally attributed to gate circuit dissymmetry, which modifies inductances and coupling, especially with the power circuit. This paper describes the analysis of an existing power module. An optimization process based on a modification of the gate circuit geometry allows balancing current during switching phases. This approach will be validated with experimental measurements and applied on an existing module

[1]  D. Boroyevich,et al.  Electrical and thermal layout design considerations for integrated power electronics modules , 2002, Conference Record of the 2002 IEEE Industry Applications Conference. 37th IAS Annual Meeting (Cat. No.02CH37344).

[2]  Edith Clavel,et al.  Power integration: electrical analysis of new emerging package , 2003 .

[3]  J.L. Schanen,et al.  Optimisation of gate circuit layout to suppress power/drive interaction , 1998, Conference Record of 1998 IEEE Industry Applications Conference. Thirty-Third IAS Annual Meeting (Cat. No.98CH36242).

[4]  D. Frey,et al.  Impedance criterion for power modules comparison , 2006, IEEE Transactions on Power Electronics.

[5]  D. Boroyevich,et al.  Integrated packaging of a 1 kW switching module using a novel planar integration technology , 2004, IEEE Transactions on Power Electronics.

[6]  J.L. Schanen,et al.  Inside a power module , 2004, Conference Record of the 2004 IEEE Industry Applications Conference, 2004. 39th IAS Annual Meeting..

[7]  E. Clavel,et al.  Original cabling conditions to insure balanced current during switching transitions between paralleled semiconductors , 1999, Conference Record of the 1999 IEEE Industry Applications Conference. Thirty-Forth IAS Annual Meeting (Cat. No.99CH36370).

[8]  Albert E. Ruehli,et al.  Three-dimensional interconnect analysis using partial element equivalent circuits , 1992 .

[9]  H. Morel,et al.  State variable modeling of the power pin diode using an explicit approximation of semiconductor device equations: a novel approach , 1994 .

[10]  D. M. Diebolt,et al.  An experimentally verified IGBT model implemented in the Saber circuit simulator , 1991, PESC '91 Record 22nd Annual IEEE Power Electronics Specialists Conference.

[11]  Jean-Luc Schanen,et al.  Comparative study of new emerged packages for high-power IGBT modules , 2004 .