DRM Algorithm for Irregular 2D Mesh

In this paper, routing algorithm has been mainly studied. The main work and contribution have been generalized as follows: Through the research of Internet and NoC's (Network on Chip) deterministic and adaptive routing, DRM (Dynamic Routing Mesh) algorithm which is combined deterministic and adaptive routing algorithm has been designed, which not only ensures connectivity of any couple of communication nodes but also just requires only two virtual channels. Furthermore, the DRM routing algorithm is for solving the irregular 2D mesh topology, and the method has been designed which is used for the choice of path. Simulation results show that, DRM routing algorithm compares with Boppana and Virtual Network algorithm has certain performance advantages. Copyright © 2013 IFSA.

[1]  William J. Dally,et al.  Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.

[2]  Z. Navabi,et al.  Evaluation of pseudo adaptive XY routing using an object oriented model for NOC , 2005, 2005 International Conference on Microelectronics.

[3]  Tobias Bjerregaard,et al.  A survey of research and practices of Network-on-chip , 2006, CSUR.

[4]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[5]  D. N. Jayasimha,et al.  Optimal fully adaptive wormhole routing for meshes , 1993, Supercomputing '93.

[6]  Luca Benini,et al.  Packetization and routing analysis of on-chip multiprocessor networks , 2004, J. Syst. Archit..

[7]  International Official.  Sensors & Transducers , 2013 .

[8]  Bashir M. Al-Hashimi,et al.  Improving routing efficiency for network-on-chip through contention-aware input selection , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[9]  Axel Jantsch,et al.  Networks on chip , 2003 .

[10]  Sudhakar Yalamanchili,et al.  Interconnection Networks: An Engineering Approach , 2002 .

[11]  Manfred Glesner,et al.  Deadlock-free routing and component placement for irregular mesh-based networks-on-chip , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[12]  Juha Plosila,et al.  Network on Chip Routing Algorithms , 2006 .

[13]  Alain Greiner,et al.  A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.

[14]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[15]  Sujit Dey,et al.  An Interconnect Architecture for Networking Systems on Chips , 2002, IEEE Micro.