A novel design of nanometric reversible cache memory

In this paper we proposed a reversible cache memory for the first time. Four formulas for computing quantum cost, number of garbage outputs, number of constant inputs and number of gates of the proposed reversible circuit are suggested. These formulas can be used for any type of cache memory with any number of address bits and cache lines or cache blocks. Moreover we proposed a fault tolerant reversible cache memory and then formulas for computing the parameters of this circuit are also suggested.

[1]  B. Parhami,et al.  Fault-Tolerant Reversible Circuits , 2006, 2006 Fortieth Asilomar Conference on Signals, Systems and Computers.

[2]  Keivan Navi,et al.  A Novel Fault Tolerant Reversible Gate For Nanotechnology Based Systems , 2008 .

[3]  Tommaso Toffoli,et al.  Reversible Computing , 1980, ICALP.

[4]  Majid Haghparast,et al.  Design and Optimization of Reversible BCD Adder/Subtractor Circuit for Quantum and Nanotechnology Based Systems , 2008 .

[5]  Rolf Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[6]  Keivan Navi,et al.  A Novel Reversible Full Adder Circuit for Nanotechnology Based Systems , 2007 .

[7]  Parag K. Lala,et al.  A novel approach for on-line testable reversible logic circuit design , 2004, 13th Asian Test Symposium.

[8]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .

[9]  M. Eshghi,et al.  On design of multiple-valued sequential reversible circuits for nanotechnology based systems , 2008, TENCON 2008 - 2008 IEEE Region 10 Conference.

[10]  Keivan Navi,et al.  Design of a Novel Reversible Multiplier Circuit Using HNG Gate in Nanotechnology , 2008 .

[11]  Keivan Navi,et al.  A Novel Reversible BCD Adder For Nanotechnology Based Systems , 2008 .

[12]  Keivan Navi,et al.  Design of a Novel Fault Tolerant Reversible Full Adder for Nanotechnology Based Systems , 2008 .

[13]  T. Toffoli,et al.  Conservative logic , 2002, Collision-Based Computing.

[14]  R. Feynman.  Quantum mechanical computers , 1986 .

[15]  Keivan Navi,et al.  Novel Reversible Multiplier Circuit in Nanotechnology , 2008 .

[16]  Himanshu Thapliyal,et al.  Novel BCD adders and their reversible logic implementation for IEEE 754r format , 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06).

[17]  Keivan Navi,et al.  MINIMIZATION AND OPTIMIZATION OF REVERSIBLE BCD-FULL ADDER/SUBTRACTOR USING GENETIC ALGORITHM AND DON'T CARE CONCEPT , 2009 .

[18]  Keivan Navi,et al.  Optimized Reversible Multiplier Circuit , 2009, J. Circuits Syst. Comput..

[19]  Pérès,et al.  Reversible logic and quantum computers. , 1985, Physical review. A, General physics.