Low Overhead Online Checkpoint for Intermittently Powered Non-volatile FPGAs

Energy harvesting is an attractive way to power future IoT devices since it can eliminate the need for battery or power cables. However, harvested energy is intrinsically unstable. While FPGAs have been widely adopted in various embedded systems, it is hard to survive unstable power since all the memory components in FPGA are based on volatile SRAMs. The emerging non-volatile memory based FPGAs provide promising potentials to keep configuration data during power outages. However, few works have considered implementing efficient runtime intermediate data checkpoint on non-volatile FPGAs. To realize accumulative computation under intermittent power on FPGA, this paper proposes a low-cost design, FC-FPGAs, which utilizes "scan-chain like" flip-flops to track intermediate data. Instead of keeping all on-chip intermediate data, FC-FPGA only targets on necessary data that is labeled by off-line analysis and identified by an on-line tracking circuit. The evaluation shows that compared with state-of-the-art, FC-FPGA can realize accumulative computing and significantly reduce computation time and energy over a wide range of unstable power traces.

[1]  Farinaz Koushanfar,et al.  Chime: Checkpointing Long Computations on Interm ittently Energized IoT Devices , 2016, IEEE Transactions on Multi-Scale Computing Systems.

[2]  Engin Ipek,et al.  Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing , 2010, ISCA.

[3]  Fabien Clermidy,et al.  Bipolar ReRAM Based non-volatile flip-flops for low-power architectures , 2012, 10th IEEE International NEWCAS Conference.

[4]  Shad Roundy,et al.  Analysis of Magnetic Plucking Configurations for Frequency Up-Converting Harvesters , 2015 .

[5]  Jason Cong,et al.  mrFPGA: A novel FPGA architecture with memristor-based reconfiguration , 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures.

[6]  Ming-Jinn Tsai,et al.  A low store energy and robust ReRAM-based flip-flop for normally off microprocessors , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[7]  Shimeng Yu,et al.  Metal–Oxide RRAM , 2012, Proceedings of the IEEE.

[8]  Yiran Chen,et al.  A lightweight progress maximization scheduler for non-volatile processor under unstable energy harvesting , 2017, LCTES.

[9]  Meng-Fan Chang,et al.  A ReRAM-Based Nonvolatile Flip-Flop With Self-Write-Termination Scheme for Frequent-OFF Fast-Wake-Up Nonvolatile Processors , 2017, IEEE Journal of Solid-State Circuits.

[10]  G. De Micheli,et al.  Design and Architectural Assessment of 3-D Resistive Memory Technologies in FPGAs , 2013, IEEE Transactions on Nanotechnology.

[11]  Eric Belhaire,et al.  Spin transfer torque (STT)-MRAM--based runtime reconfiguration FPGA circuit , 2009, TECS.

[12]  Mahmut T. Kandemir,et al.  Incidental Computing on IoT Nonvolatile Processors , 2017, 2017 50th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[13]  Giovanni De Micheli,et al.  A Study on the Programming Structures for RRAM-Based FPGA Architectures , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Yuan Xie,et al.  3D-NonFAR: Three-dimensional non-volatile FPGA architecture using phase change memory , 2010, 2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED).

[15]  Giovanni De Micheli,et al.  A high-performance low-power near-Vt RRAM-based FPGA , 2014, 2014 International Conference on Field-Programmable Technology (FPT).

[16]  Jason Helge Anderson,et al.  LegUp: An open-source high-level synthesis tool for FPGA-based processor/accelerator systems , 2013, TECS.

[17]  Huazhong Yang,et al.  CP-FPGA: Computation data-aware software/hardware co-design for nonvolatile FPGAs based on checkpointing techniques , 2016, 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC).

[18]  Fabien Clermidy,et al.  Phase-change-memory-based storage elements for configurable logic , 2010, 2010 International Conference on Field-Programmable Technology.

[19]  Guillaume Prenat,et al.  Ultra-energy-efficient CMOS/magnetic nonvolatile flip-flop based on spin-orbit torque device , 2014 .