Methodology for building processor design space exploration frameworks
暂无分享,去创建一个
Rudy Lauwereins | Henk Corporaal | Geert Deconinck | Francisco Barat | Tom Vander Aa | Murali Jayapala | R. Lauwereins | H. Corporaal | G. Deconinck | M. Jayapala | F. Barat | T. Aa
[1] Wayne Luk,et al. PD-XML: extensible markup language for processor description , 2002, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings..
[2] Margaret Martonosi,et al. Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[3] Heinrich Meyr,et al. LISA—machine description language for cycle-accurate models of programmable DSP architectures , 1999, DAC '99.
[4] Nikil D. Dutt,et al. EXPRESSION: a language for architecture exploration through compiler/simulator retargetability , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).
[5] Ed F. Deprettere,et al. An Approach for Quantitative Analysis of Application-Specific Dataflow Architectures , 1997, ASAP.
[6] Doug Burger,et al. Evaluating Future Microprocessors: the SimpleScalar Tool Set , 1996 .
[7] Markus Freericks,et al. Describing instruction set processors using nML , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.
[8] Norman P. Jouppi,et al. WRL Research Report 93/5: An Enhanced Access and Cycle Time Model for On-chip Caches , 1994 .