A Greedy Common Subexpression Elimination Algorithm for Implementing FIR Filters

The complexity of finite impulse response (FIR) filters is dominated by the number of adders (subtractors) used to implement the coefficient multipliers. A greedy common subexpression elimination (CSE) algorithm with a look-ahead method based on the canonic signed digit (CSD) representation of filter coefficients for implementing low complexity FIR filters is proposed in this paper. Our look-ahead algorithm chooses the maximum number of frequently occurring common subexpressions and hence reduces the number of adders required to implement the filter. This adder reduction is achieved without any increase in critical path length. Design examples of FIR filters show that the proposed method offers an average adder reduction of about 20% over the best known CSE method.

[1]  Debashis Bhattacharya,et al.  Algorithms for low power and high speed fir filter realization using differential coefficients , 1997 .

[2]  Y. Lim.  Design of discrete-coefficient-value linear phase FIR filters with optimum normalized peak ripple magnitude , 1990 .

[3]  L. Wanhammar,et al.  Design of high-speed multiplierless filters using a nonrecursive signed common subexpression algorithm , 2002 .

[4]  Miodrag Potkonjak,et al.  Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  David Bull,et al.  Primitive operator digital filters , 1991 .

[6]  R. Hartley.  Subexpression sharing in filters using canonic signed digit multipliers , 1996 .

[7]  A. Prasad Vinod,et al.  A new common subexpression elimination algorithm for implementing low complexity FIR filters in software defined radio receivers , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[8]  Patrick Schaumont,et al.  A new algorithm for elimination of common subexpressions , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Ravinder David Koilpillai,et al.  Software radio issues in cellular base stations , 1999, IEEE J. Sel. Areas Commun..

[10]  John G. Proakis,et al.  Digital Signal Processing: Principles, Algorithms, and Applications , 1992 .

[11]  Kaushik Roy,et al.  Complexity reduction of digital filters using shift inclusive differential coefficients , 2004, IEEE Transactions on Signal Processing.

[12]  Chip-Hong Chang,et al.  Contention resolution algorithm for common subexpression elimination in digital filter design , 2005, IEEE Trans. Circuits Syst. II Express Briefs.

[13]  Chiang-Ju Chien,et al.  A novel common-subexpression-elimination method for synthesizing fixed-point FIR filters , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[14]  A. Prasad Vinod,et al.  On the implementation of efficient channel filters for wideband receivers by optimizing common subexpression elimination methods , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  G. Venkatesh,et al.  Synthesis of multiplier-less FIR filters with minimum number of additions , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[16]  N. Spencer.  An overview of digital telephony standards , 1998 .

[17]  H. Samueli,et al.  An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients , 1989 .

[18]  A. Dempster,et al.  Use of minimum-adder multiplier blocks in FIR digital filters , 1995 .

[19]  David R. Bull,et al.  Realisation techniques for primitive operator infinite impulse response digital filters , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[20]  A. Prasad Vinod,et al.  Comparison of the horizontal and the vertical common subexpression elimination methods for realizing digital filters , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[21]  Kaushik Roy,et al.  A graph theoretic approach for synthesizing very low-complexityhigh-speed digital filters , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  Kaushik Roy,et al.  CSDC: a new complexity reduction technique for multiplierless implementation of digital FIR filters , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.