Accurate area and delay estimation from RTL descriptions

In this paper, we present a method for efficiently obtaining area and delay estimates from RTL descriptions of a logic design. The estimates are obtained through fast compiler-type optimizations on the RTL descriptions followed by application of best-fit polynomial area and delay models on the resulting technology-independent representation. The estimation techniques were incorporated into a tool called QUEST. QUEST was used by designers of a large commercial CPU to obtain quick feedback on the area and delay impart of behavioral modifications, resulting In significant savings in design schedule.

[1]  David E. Wallace,et al.  High-level delay estimation for technology-independent logic equations , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[2]  Janak H. Patel,et al.  HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..

[3]  Weitong Chuang,et al.  Circuit-level dictionaries of CMOS bridging faults , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  A. J. W. M. ten Berg.  Estimators for logic minimization and implementation selection of finite state machines , 1992, Microprocess. Microprogramming.

[5]  Christos A. Papachristou,et al.  A Layout Estimation Algorithm for RTL Datapaths , 1993, 30th ACM/IEEE Design Automation Conference.

[6]  Irith Pomeranz,et al.  On the generation of small dictionaries for fault location , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[7]  Kenneth R. Bowden,et al.  The Modern Fault Dictionary , 1985, ITC.

[8]  W. R. Heller,et al.  Wirability-designing wiring space for chips and chip packages , 1984, IEEE Design & Test of Computers.

[9]  Robert C. Aitken,et al.  Fault Location with Current Monitoring , 1991, 1991, Proceedings. International Test Conference.

[10]  Irith Pomeranz,et al.  Fault dictionary compression and equivalence class computation for sequential circuits , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[11]  Minh N. Do,et al.  Youn-Long Steve Lin , 1992 .

[12]  W. Kent Fuchs,et al.  TWO-STAGE FAULT LOCATION , 1991, 1991, Proceedings. International Test Conference.

[13]  Snehamay Kundu.  Basis Sets for Synthesis of Switching Functions , 1992, IEEE Trans. Computers.

[14]  Massoud Pedram,et al.  Layout driven technology mapping , 1991, 28th ACM/IEEE Design Automation Conference.

[15]  Janak H. Patel,et al.  PROOFS: a fast, memory efficient sequential circuit fault simulator , 1990, 27th ACM/IEEE Design Automation Conference.

[16]  David E. Muller,et al.  Complexity in Electronic Switching Circuits , 1956, IRE Trans. Electron. Comput..

[17]  Xinghao Chen,et al.  A module area estimator for VLSI layout , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[18]  Daniel D. Gajski,et al.  High ― Level Synthesis: Introduction to Chip and System Design , 1992 .

[19]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[20]  William H. Press,et al.  The Art of Scientific Computing Second Edition , 1998 .

[21]  S.D. Millman,et al.  Diagnosing CMOS bridging faults with stuck-at fault dictionaries , 1990, Proceedings. International Test Conference 1990.

[22]  Claude E. Shannon,et al.  The synthesis of two-terminal switching circuits , 1949, Bell Syst. Tech. J..

[23]  Fadi J. Kurdahi,et al.  Techniques for area estimation of VLSI layouts , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  William H. Press,et al.  Numerical Recipes in FORTRAN - The Art of Scientific Computing, 2nd Edition , 1987 .

[25]  G. Metze,et al.  Fault diagnosis of digital systems , 1970 .

[26]  Alice C. Parker,et al.  The high-level synthesis of digital systems , 1990, Proc. IEEE.