A 2.5-GHz, 6.9-mW, 45-nm-LP CMOS, ΔΣ Modulator Based on Standard Cell Design With Time-Interleaving
暂无分享,去创建一个
Yorgos Palaskas | Ashoke Ravi | Stefano Pellerano | Luis Cuellar | Paolo Madoglio | Ismael Lomeli | Parmoon Seddighrad
[1] Andreia Cathelin,et al. Design techniques for very high speed digital delta-sigma modulators aimed at all-digital RE transmitters , 2006, 2006 13th IEEE International Conference on Electronics, Circuits and Systems.
[2] Kari Halonen,et al. A digital modulator with bandpass delta-sigma modulator , 2004 .
[3] K. Soumyanath,et al. A 3.6GHz, 16mW ΣΔ DAC for a 802.11n / 802.16e transmitter with 30dB digital power control in 90nm CMOS , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.
[4] Y. Palaskas,et al. A 2.5GHz, 6.9mW ΔΣ modulator with standard cell design in 45nm-LP CMOS using time-interleaving , 2009, 2009 Proceedings of ESSCIRC.
[5] P. P. Vaidyanathan,et al. Multirate digital filters, filter banks, polyphase networks, and applications: a tutorial , 1990, Proc. IEEE.
[6] A. Frappe,et al. A digital ΔΣ RF signal generator for mobile communication transmitters in 90nm CMOS , 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium.
[7] A. Jerng,et al. A Wideband ΔΣ Digital-RF Modulator for High Data Rate Transmitters , 2007, IEEE Journal of Solid-State Circuits.
[8] Atsushi Iwata,et al. A 17 bit oversampling D-A conversion technology using multistage noise shaping , 1989 .
[9] Qiuting Huang,et al. Speed optimization of edge-triggered CMOS circuits for gigahertz single-phase clocks , 1996 .
[10] R.B. Staszewski,et al. A digitally controlled oscillator in a 90 nm digital CMOS process for mobile phones , 2005, IEEE Journal of Solid-State Circuits.
[11] David A. Johns,et al. Time-interleaved oversampling A/D converters: theory and practice , 1997 .