论文信息 - CMOS architectures and circuits for high-speed decision-making from image flows

CMOS architectures and circuits for high-speed decision-making from image flows

We present architectures, CMOS circuits and CMOS chips to process image flows at very high speed. This is achieved by exploiting bio-inspiration and performing processing tasks in parallel manner and concurrently with image acquisition. A vision system is presented which makes decisions within sub-msec range. This is very well suited for defense and security applications requiring segmentation and tracking of rapidly moving objects.

[1] Gustavo Liñán Cembrano,et al. A 1000 FPS at 128×128 vision processor with 8-bit digitized I/O , 2004, IEEE J. Solid State Circuits.

[2] S. Espejo,et al. Mismatch-Induced Trade-Offs and Scalability of Analog Preprocessing Visual Microprocessor Chips , 2003 .

[3] Ángel Rodríguez-Vázquez,et al. A 0.8 micrometer CMOS 2-D Programmable Mixed-Signal Focal-Plane Array Processor with On-Chip Binary Imaging and Instructions Storage , 1997 .

[4] Ángel Rodríguez-Vázquez,et al. ACE4k: An analog I/O 64×64 visual microprocessor chip with 7-bit analog accuracy , 2002, Int. J. Circuit Theory Appl..

[5] Ángel Rodríguez-Vázquez,et al. ACE4k: An analog I/O 64×64 visual microprocessor chip with 7-bit analog accuracy: Research Articles , 2002 .

[6] Paul Wielage,et al. Xetal: a low-power high-performance smart camera processor , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[7] S. Espejo,et al. A 1000 FPS at 128/spl times/128 vision processor with 8-bit digitized I/O , 2004, IEEE Journal of Solid-State Circuits.