Measurement of microbump thermal resistance in 3D chip stacks

The thermal resistance of Pb-free ~25 μm diameter microbumps with pitches of 50, 71, and 100 μm has been measured with and without underfill in four high chip stacks. With underfill, the unit thermal resistance values were 8.0, 15.5, and 19.0 C-mm2/W for 50, 71, and 100 μm pitch microbumps, respectively. The average microbump height was 16.1 microns. For the 50 μm pitch case, the thermal conduction through the underfill is roughly equal to that of the microbumps alone.

[1]  Dereje Agonafer,et al.  Thermo-Mechanical Challenges in Stacked Packaging , 2008 .

[2]  S. Ibaraki,et al.  Thermal resistance evaluation of a three-dimensional (3D) chip stack , 2010, 2010 12th Electronics Packaging Technology Conference.

[3]  A. Jain,et al.  Analytical and Numerical Modeling of the Thermal Performance of Three-Dimensional Integrated Circuits , 2010, IEEE Transactions on Components and Packaging Technologies.

[4]  Katsuyuki Sakuma,et al.  Three-dimensional silicon integration , 2008, IBM J. Res. Dev..

[5]  B. Dang,et al.  3D Chip stacking with 50 μm pitch lead-free micro-c4 interconnections , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[6]  Katsuyuki Sakuma,et al.  Experimental thermal resistance evaluation of a three-dimensional (3D) chip stack , 2011, 2011 27th Annual IEEE Semiconductor Thermal Measurement and Management Symposium.

[7]  B. Dang,et al.  Low-profile 3D silicon-on-silicon multi-chip assembly , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[8]  N. Kernevez,et al.  Challenges for 3D IC integration: bonding quality and thermal management , 2007, 2007 IEEE International Interconnect Technology Conferencee.

[9]  E. Beyne,et al.  Characterization of the thermal impact of Cu-Cu bonds achieved using TSVs on hot spot dissipation in 3D stacked ICs , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[10]  Lei Jiang,et al.  Die Stacking (3D) Microarchitecture , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).

[11]  J. Wakil,et al.  Back-End-of-Line and Micro-C4 Thermal Resistance Contributions to 3-D Stack Packages , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.