The Scalable Coherent Interface: scaling to high-performance systems

With the ANSI/IEEE Std 1596-1992 Scalable Coherent Interface (SCI), a few or many processors can share cached data in a coherent fashion (i.e. their caches are transparent to software). Scalability constrains the protocols to rely on simple request-response protocols, rather than the eavesdrop or 3-party transactions assumed by (unscalable) bus-based systems. The linear nature of the base SCI protocols limits their performance when data is being actively shared by large numbers of processors. To meet these needs, the IEEE P1596.2 working group is currently defining a compatible set of extensions based on distributed binary trees. Scalability includes optionality: simple and/or specialized noncoherent systems are not affected by the costs of coherence protocols.<<ETX>>

[1]  Ralph Grishman,et al.  The NYU Ultracomputer—Designing an MIMD Shared Memory Parallel Computer , 1983, IEEE Transactions on Computers.

[2]  Anoop Gupta,et al.  The Stanford Dash multiprocessor , 1992, Computer.

[3]  Anoop Gupta,et al.  The directory-based cache coherence protocol for the DASH multiprocessor , 1990, ISCA '90.

[4]  Ross Evan Johnson,et al.  Extending the scalable coherent interface for large-scale shared-memory multiprocessors , 1993 .

[5]  David B. Gustavson,et al.  Scalable Coherent Interface , 1990, COMPEURO'90: Proceedings of the 1990 IEEE International Conference on Computer Systems and Software Engineering@m_Systems Engineering Aspects of Complex Computerized Systems.

[6]  Stein Gjessing,et al.  Distributed-directory scheme: scalable coherent interface , 1990, Computer.

[7]  Anant Agarwal,et al.  LimitLESS directories: A scalable cache coherence scheme , 1991, ASPLOS IV.