A 12 GHz 1.9 W Direct Digital Synthesizer MMIC Implemented in 0.18 $\mu$m SiGe BiCMOS Technology

This paper presents a 12 GHz direct digital synthesizer (DDS) MMIC with 9-bit phase and 8-bit amplitude resolution implemented in a 0.18 mum SiGe BiCMOS technology. Composed of a 9-bit pipeline accumulator and an 8-bit sine-weighted current-steering DAC, the DDS is capable of synthesizing sinusoidal waveforms up to 5.93 GHz. The maximum clock frequency of the DDS MMIC is measured as 11.9 GHz at the Nyquist output and 12.3 GHz at 2.31 GHz output. The spurious-free dynamic range (SFDR) of the DDS, measured at Nyquist output with an 11.9 GHz clock, is 22 dBc. The power consumption of the DDS MMIC measured at a 12 GHz clock input is 1.9 W with dual power supplies of 3.3 V/4 V. The DDS thus achieves a record-high power efficiency figure of merit (FOM) of 6.3 GHz/W. With more than 9600 transistors, the active area of the MMIC is only 2.5 x 0.7 mm2. The chip was measured in packaged prototypes using 48-pin ceramic LCC packages.

[1]  A. Gutierrez-Aitken,et al.  Ultra high speed direct digital synthesizer using InP DHBT technology , 2001, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 23rd Annual Technical Digest 2001 (Cat. No.01CH37191).

[2]  David L. Pulfrey,et al.  Design procedures for differential cascode voltage switch circuits , 1986 .

[3]  K.R. Elliott.  Direct digital synthesis for enabling next generation RF systems , 2005, IEEE Compound Semiconductor Integrated Circuit Symposium, 2005. CSIC '05..

[4]  Jack E. Volder.  The CORDIC Trigonometric Computing Technique , 1959, IRE Trans. Electron. Comput..

[5]  Venceslav F. Kroupa.  A Digital Frequency Synthesizer , 1999 .

[6]  S.E. Turner,et al.  Direct Digital Synthesizer With Sine-Weighted DAC at 32-GHz Clock Frequency in InP DHBT Technology , 2006, IEEE Journal of Solid-State Circuits.

[7]  Fa Foster Dai,et al.  A 9-Bit 6.3GHz 2.5W Quadrature Direct Digital Synthesizer MMIC , 2007, 2007 IEEE Symposium on VLSI Circuits.

[8]  W. Sansen,et al.  SFDR-bandwidth limitations for high speed high resolution current steering CMOS D/A converters , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[9]  H. Nosaka,et al.  A direct digital synthesizer with interpolation circuits , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[10]  Willy Sansen,et al.  The differential pair as a triangle-sine wave converter , 1976 .

[11]  Amir M. Sodagar,et al.  Mapping from phase to sine-amplitude in direct digital frequency synthesizers using parabolic approximation , 2000 .

[12]  Earl E. Swartzlander,et al.  Digit-pipelined direct digital frequency synthesis based on differential CORDIC , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Venceslav F. Kroupa.  CMOS/SOS Frequency Synthesizer LSI Circuit for Spread Spectrum Communications , 1999 .

[14]  H. Samueli,et al.  A 700-MHz 24-b pipelined accumulator in 1.2- mu m CMOS for application as a numerically controlled oscillator , 1993 .

[15]  A. Maeda,et al.  A 10-bit 70 MS/s CMOS D/A converter , 1990 .

[16]  E.K.F. Lee,et al.  Design of low-power ROM-less direct digital frequency synthesizer using nonlinear digital-to-analog converter , 1999, IEEE J. Solid State Circuits.

[17]  Vincenzo Piuri,et al.  Pipelined Adders , 1996, IEEE Trans. Computers.

[18]  H. Samueli,et al.  A 150-MHz Direct Digital Frequency Synthesizer In 1.25/spl mu/m CMOS With -90dBc Spurious Performance , 1991 .

[19]  Dayu Yang,et al.  A 9-Bit 9.6GHz 1.9W Direct Digital Synthesizer RFIC Implemented In 0.18μm SiGe BiCMOS Technology , 2007, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium.

[20]  S.E. Turner,et al.  Direct digital synthesizer with ROM-Less architecture at 13-GHz clock frequency in InP DHBT technology , 2006, IEEE Microwave and Wireless Components Letters.