AMULET2e: an asynchronous embedded controller

AMULETI demonstrated the feasibility of building an asynchronous implementation of the ARM microprocessor. Although functional, this first asynchronous ARM microprocessor did not fully exploit the potential of the asynchronous design style to deliver improved performance and power consumption. This paper describes AMULET2e, an embedded system chip incorporating an enhanced asynchronous ARM core (AMULET2), a 4 Kbyte pipelined cache, a flexible memory interface and assorted programmable control functions. AMULET2e silicon demonstrates competitive performance and power-efficiency, ease of design, and innovative features that exploit its asynchronous operation to advantage in power-sensitive applications.

[1]  Michael Kishinevsky,et al.  Concurrent hardware : the theory and practice of self-timed design , 1993 .

[2]  Ivan E. Sutherland,et al.  Micropipelines , 1989, Commun. ACM.

[3]  Roland N. Ibbett,et al.  The MU5 Computer System , 1979 .

[4]  Jim D. Garside,et al.  The AMULET2e cache system , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[5]  Marc Renaudin,et al.  ASPRO-216: a standard-cell Q.D.I. 16-bit RISC asynchronous microprocessor , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[6]  Jim D. Garside,et al.  AMULET1: A Asynchronous ARM Microprocessor , 1997, IEEE Trans. Computers.

[7]  Takashi Nanya,et al.  TITAC-2: an asynchronous 32-bit microprocessor based on scalable-delay-insensitive model , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[8]  Gordon B. Steven,et al.  Hades-towards the design of an asynchronous superscalar processor , 1995, Proceedings Second Working Conference on Asynchronous Design Methodologies.

[9]  Jim D. Garside,et al.  Register locking in an asynchronous microprocessor , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[10]  Jim D. Garside,et al.  A Cache Line Fill Circuit for a Micropipelined, Asynchronous Microprocessor , 1995 .

[11]  Paul Day,et al.  Four-phase micropipeline latch control circuits , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Paul I. Pénzes,et al.  The design of an asynchronous MIPS R3000 microprocessor , 1997, Proceedings Seventeenth Conference on Advanced Research in VLSI.

[13]  Ad M. G. Peeters,et al.  An asynchronous low-power 80C51 microcontroller , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[14]  Takashi Nanya,et al.  TITAC: design of a quasi-delay-insensitive microprocessor , 1994, IEEE Design & Test of Computers.

[15]  Stephen B. Furber,et al.  Modelling and Simulation of Asynchronous Systems Using the LARD Hardware Description Language , 1998, ESM.

[16]  W. F. Richardson,et al.  Architectural considerations for a self-timed decoupled processor , 1996 .

[17]  Jens Sparsø,et al.  The design of an asynchronous TinyRISC/sup TM/ TR4101 microprocessor core , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[18]  Jim D. Garside,et al.  AMULET1: a micropipelined ARM , 1994, Proceedings of COMPCON '94.

[19]  Steven M. Burns,et al.  The design of an asynchronous microprocessor , 1989, CARN.

[20]  Steve Furber.  Computing without Clocks: Micropipelining the ARM Processor , 1995 .

[21]  Nigel Charles Paver,et al.  The Design and Implementation of an Asynchronous Microprocessor , 1994 .

[22]  Jianwei Liu,et al.  AMULET2e: an asynchronous embedded controller , 1999 .

[23]  Jim D. Garside,et al.  The design and evaluation of an asynchronous microprocessor , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[24]  Ivan E. Sutherland,et al.  The counterflow pipeline processor architecture , 1994, IEEE Design & Test of Computers.

[25]  P. Jensen,et al.  The Design of an Asynchronous TinyRISCTM TR4101 Microprocessor Core , 1998 .

[26]  Jim D. Garside,et al.  A micropipelined ARM , 1993, VLSI.

[27]  Steve Furber,et al.  ARM System Architecture , 1996 .

[28]  Jim D. Garside.  A CMOS VLSI Implementation of an Asynchronous ALU , 1993, Asynchronous Design Methodologies.

[29]  Peter Robinson,et al.  Rotary pipeline processors , 1996 .