Characterization of spiral inductors with patterned floating structures

The impact of two different types of floating patterns on spiral inductors was investigated. Both patterned trench isolation with a floating p/n junction and floating metal poles were implemented underneath reference spiral inductors. All three types of inductors have an identical spiral geometry. Combination of patterned trench isolation with a floating p/n junction increases maximum quality factor (Q/sub max/) by 17% compared to the reference inductors. The floating metal poles enable adjustment of the frequency at Q/sub max/ (f/sub max/) without hampering the Q/sub max/. A ladder-type lump-element model was employed to analyze inductor performance after it was demonstrated to precisely capture behavior of all three inductors. Enhancement of the quality factor due to patterned trench isolation with a floating p/n junction was found to result from an increment of effective resistivity in substrates. Reduction of the frequency f/sub max/ due to the floating metal poles was caused by increasing effective coupling capacitance between the spiral inductors and substrate.

[1]  Shyh-Chyi Wong,et al.  Characterization and modeling of on-chip spiral inductors for Si RFICs , 2002 .

[2]  O. Kenneth,et al.  Estimation methods for quality factors of inductors fabricated in silicon integrated circuit process technologies , 1998, IEEE J. Solid State Circuits.

[3]  S. Decoutere,et al.  Add-on Cu/SiLK/sup TM/ module for high Q inductors , 2002, IEEE Electron Device Letters.

[4]  Digh Hisamoto,et al.  Suspended SOI structure for advanced 0.1-/spl mu/m CMOS RF devices , 1998 .

[5]  P.C.H. Chan,et al.  Silicon-based high-Q inductors incorporating electroplated copper and low-K BCB dielectric , 2002, IEEE Electron Device Letters.

[6]  Robert G. Meyer,et al.  Future directions in silicon ICs for RF personal communications , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[7]  C. Yue,et al.  On-chip Spiral Inductors With Patterned Ground Shields For Si-based RF IC's , 1997, Symposium 1997 on VLSI Circuits.

[8]  A. Abidi,et al.  Large suspended inductors on silicon and their use in a 2- mu m CMOS RF amplifier , 1993, IEEE Electron Device Letters.

[9]  Daniel C. Edelstein,et al.  Spiral inductors and transmission lines in silicon technology using copper-damascene interconnects and low-loss substrates , 1997 .

[10]  P. Baltus,et al.  An ultra low-power RF bipolar technology on glass , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[11]  Hongrui Jiang,et al.  Electromagnetically shielded high-Q CMOS-compatible copper inductors , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[12]  D. Edelstein,et al.  RF circuit design aspects of spiral inductors on silicon , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[13]  Hongrui Jiang,et al.  On-chip spiral inductors suspended over deep copper-lined cavities , 2000 .

[14]  D. P. Neikirk,et al.  Compact equivalent circuit model for the skin effect , 1996, 1996 IEEE MTT-S International Microwave Symposium Digest.

[15]  Ichihiko Toyoda,et al.  A novel high-Q and wide-frequency-range inductor using Si 3-D MMIC technology , 1999 .

[16]  J. Burghartz.  Progress in RF inductors on silicon-understanding substrate losses , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[17]  Bart Nauwelaers,et al.  Add-on Cu/SiLK™ Module for High Inductors , 2002 .

[18]  Liang-Hung Lu,et al.  High-performance three-dimensional on-chip inductors in SOI CMOS technology for monolithic RF circuit applications , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.

[19]  K. O. Kenneth,et al.  The effects of a ground shield on the characteristics and performance of spiral inductors , 2002, IEEE J. Solid State Circuits.

[20]  N. Tait,et al.  A high Q on-chip Cu inductor post process for Si integrated circuits , 1999, Proceedings of the IEEE 1999 International Interconnect Technology Conference (Cat. No.99EX247).

[21]  S. Decoutere,et al.  High Q inductor add-on module in thick Cu/SiLK/sup TM/ single damascene , 2001, Proceedings of the IEEE 2001 International Interconnect Technology Conference (Cat. No.01EX461).

[22]  On-chip spiral inductors with patterned ground shields for Si-based RF ICs , 1998 .

[23]  Kamel Benaissa,et al.  RF CMOS on high-resistivity substrates for system-on-chip applications , 2003 .

[24]  Cheon Soo Kim,et al.  The detailed analysis of high Q CMOS-compatible microwave spiral inductors in silicon technology , 1998 .

[25]  E. Vandamme,et al.  Improved three-step de-embedding method to accurately account for the influence of pad parasitics in silicon on-wafer RF test-structures , 2001 .