Tuning SoC platforms for multimedia processing: identifying limits and tradeoffs
暂无分享,去创建一个
[1] Lothar Thiele,et al. Quantitative Characterization of Event Streams in Analysis of Hard Real-Time Applications , 2004, Proceedings. RTAS 2004. 10th IEEE Real-Time and Embedded Technology and Applications Symposium, 2004..
[2] Rolf Ernst,et al. Context-aware performance analysis for efficient embedded system design , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[3] Lothar Thiele,et al. Workload characterization model for tasks with variable execution demand , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[4] Lothar Thiele,et al. Rate analysis for streaming applications with on-chip buffer constraints , 2004, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753).
[5] Ed F. Deprettere,et al. Fast and accurate multiprocessor architecture exploration with symbolic programs , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.
[6] Om Prakash Gangwal,et al. A Heterogeneous Multiprocessor Architecture for Flexible Media Processing , 2002, IEEE Des. Test Comput..
[7] Ed F. Deprettere,et al. System level design with SPADE: an M-JPEG case study , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).
[8] Ed F. Deprettere,et al. Exploring Embedded-Systems Architectures with Artemis , 2001, Computer.
[9] Santanu Dutta,et al. Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems , 2001, IEEE Des. Test Comput..
[10] Jean-Yves Le Boudec,et al. Network Calculus: A Theory of Deterministic Queuing Systems for the Internet , 2001 .
[11] Radu Marculescu,et al. On-chip traffic modeling and synthesis for MPEG-2 video applications , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.