Design of regular arrays

One of the underlying principles of engineering design is that we should attempt to reduce the complexity (and hence cost) of our designs by identifying and constructing subsystems which can then be repeated or replicated to form the complete system. In the context of digital systems we have already seen several examples of the application of this principle, including both combinational and sequential circuits, for example, ripple-carry adders, cascadable magnitude comparators, ripple countries, and shift registers. In all such cases, the regular iterative (or ‘repeating’) nature of the circuit refers to the structure, consisting of a number of identical subcircuits (‘cells’, or ‘modules’) linked to form an array which performs the overall function.

[1]  Pradip K. Srimani,et al.  Fast Parallel Algorithms for Binary Multiplication and Their Implementation on Systolic Architectures , 1989, IEEE Trans. Computers.

[2]  Thomas Kailath,et al.  Regular iterative algorithms and their implementation on processor arrays , 1988, Proc. IEEE.

[3]  H. H. Guild.  Some cellular logic arrays for non-restoring binary division , 1970 .

[4]  Mitchell P. Marcus,et al.  The Detection and Identification of Symmetric Switching Functions with the Use of Tables of Combinations , 1956, IRE Trans. Electron. Comput..

[5]  H. T. Kung,et al.  The Warp Computer: Architecture, Implementation, and Performance , 1987, IEEE Transactions on Computers.

[6]  Claude E. Shannon,et al.  A symbolic analysis of relay and switching circuits , 1938, Transactions of the American Institute of Electrical Engineers.

[7]  K. J. Dean.  Design for a full multiplier , 1968 .

[8]  Samuel Hawks Caldwell.  Switching circuits and logical design , 1958 .

[9]  Benjamin W. Wah,et al.  Guest Editors' Introduction: Systolic Arrays-From Concept to Implementation , 1987, Computer.

[10]  Sheldon B. Akers.  A Rectangular Logic Array , 1972, IEEE Trans. Computers.

[11]  H. H. Guild.  Fast decimal-binary conversion , 1969 .

[12]  H. T. Kung.  Why systolic architectures? , 1982, Computer.

[13]  Dan I. Moldovan,et al.  Partitioning and Mapping Algorithms into Fixed Size Systolic Arrays , 1986, IEEE Transactions on Computers.

[14]  Jenq-Neng Hwang,et al.  Wavefront Array Processors-Concept to Implementation , 1987, Computer.

[15]  K. J. Dean.  Cellular logical array for extracting square roots , 1968 .