Time and space correlated errors in signature analysis

A new error model that considers both space and time correlation is proposed. An exact closed form expression for aliasing probability is obtained for an arbitrary test length for a large class of signature registers. The authors identify the minimum register structure that falls into this class.<<ETX>>

[1]  René David.  Comments on "Signature Analysis for Multiple Output Circuits" , 1990, IEEE Trans. Computers.

[2]  T. Williams,et al.  Aliasing errors in linear automata used as multiple-input signature analyzers , 1990 .

[3]  Dhiraj K. Pradhan,et al.  A new framework for designing and analyzing BIST techniques: computation of exact aliasing probability , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[4]  André Ivanov,et al.  Experiments on aliasing in signature analysis registers , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[5]  Edward McCluskey,et al.  Built-In Self-Test Techniques , 1985, IEEE Design & Test of Computers.

[6]  John P. Robinson.  Aliasing Probabilities for Feedback Signature Compression of Test Data , 1991, IEEE Trans. Computers.

[7]  Andrzej Krasniewski,et al.  Circular self-test path: a low-cost BIST technique for VLSI circuits , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  John P. Robinson,et al.  Cyclic code weight spectra and BIST aliasing , 1991, J. Electron. Test..

[9]  W. Daehn,et al.  Aliasing errors in multiple input signature analysis registers , 1989, [1989] Proceedings of the 1st European Test Conference.

[10]  Parimal Pal Chaudhuri,et al.  Signature analysers based on additive cellular automata , 1990, [1990] Digest of Papers. Fault-Tolerant Computing: 20th International Symposium.

[11]  Dean Isaacson,et al.  Markov Chains: Theory and Applications , 1976 .

[12]  James E. Smith,et al.  Measures of the Effectiveness of Fault Signature Analysis , 1980, IEEE Transactions on Computers.

[13]  B. Ricco,et al.  Aliasing in signature analysis testing with multiple-input shift-registers , 1989, [1989] Proceedings of the 1st European Test Conference.

[14]  Dhiraj K. Pradhan,et al.  Aliasing Probability for Multiple Input Signature Analyzer , 1990, IEEE Trans. Computers.

[15]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[16]  John P. Robinson,et al.  Aliasing probability in multiple input linear signature automata for q-ary symmetric errors , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[17]  M. Gruetzner,et al.  Aliasing Errors in Signature in Analysis Registers , 1987, IEEE Design & Test of Computers.

[18]  D. Michael Miller,et al.  The analysis of one-dimensional linear cellular automata and their aliasing properties , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[19]  John P. Robinson,et al.  Aliasing properties of circular MISRs , 1993, J. Electron. Test..

[20]  Slawomir Pilarski,et al.  Sequential faults and aliasing , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  Michele Favalli,et al.  An analytical model for the aliasing probability in signature analysis testing , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  K. Iwasaki,et al.  An analysis of the aliasing probability of multiple-input signature registers in the case of a 2m-ary symmetric channel , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[23]  René David.  Signature Analysis for Multiple-Output Circuits , 1986, IEEE Transactions on Computers.

[24]  Dhiraj K. Pradhan,et al.  A New Framework for Designing and Analyzing BIST Techniques and Zero Aliasing Compression , 1991, IEEE Trans. Computers.

[25]  F. Brglez,et al.  Boundary scan with built-in self-test , 1989, IEEE Design & Test of Computers.

[26]  Howard C. Card,et al.  Cellular Automata-Based Signature analysis for Built-in Self-Test , 1990, IEEE Trans. Computers.