Metrology (including materials characterization) for nanoelectronics

Integrated circuits have already entered the world of nanoelectronics. According to the International Technology Roadmap for Semiconductors, the industry will be extending CMOS technology through new materials and device structures for at least the next fifteen years. During that time, the gate length of nanotransistors will shrink to less than 10 nm. The electrical properties of nano-transistors will move into regime of short channel devices where new physics will result in changes in transistor operation. The number of transistors in a single IC is already approaching a number that results 2 billion functions per IC by 2010. Nano-sized features and high density will challenge metrology and characterization and most certainly move measurement further into the world of nanotechnology. Beyond CMOS, new nano-technology based devices are being considered as a means of continuing the rapid pace of technological innovation in electronics.

[1]  Ingrid De Wolf,et al.  Stress measurements in silicon devices through Raman spectroscopy: Bridging the gap between theory and experiment , 1996 .

[2]  M. Bonasoro.  Microscopy Research and TechniqueSpecial Issue: The Biology of Echinoderm Regeneration , 2001 .

[3]  M. Chou,et al.  Quantum confinement and electronic properties of silicon nanowires. , 2004, Physical review letters.

[4]  M. Bohr.  Interconnect scaling-the real limiter to high performance ULSI , 1995, Proceedings of International Electron Devices Meeting.

[5]  M. Lundstrom,et al.  Essential physics of carrier transport in nanoscale MOSFETs , 2002 .

[6]  S. Ahmed,et al.  Strained silicon NMOS with nickel-silicide metal gate , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[7]  B. Hornung,et al.  An enhanced 90nm high performance technology with strong performance improvements from stress and mobility increase through simple process changes , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[8]  B. Streetman.  Solid state electronic devices , 1972 .

[9]  Alain C. Diebold,et al.  Metrology Requirements and the Limits of Measurement Technology for the Semiconductor Industry , 2003 .

[10]  H.-S.P. Wong,et al.  Extreme scaling with ultra-thin Si channel MOSFETs , 2002, Digest. International Electron Devices Meeting,.

[11]  David G. Seiler,et al.  Characterization and metrology for ULSI technology , 2006 .

[12]  Jonathan L. Cobb,et al.  Evaluation of the critical dimension control requirements in the ITRS using statistical simulation and error budgets , 2004, SPIE Advanced Lithography.

[13]  A. Chou,et al.  High performance CMOS fabricated on hybrid substrate with different crystal orientations , 2003, IEEE International Electron Devices Meeting 2003.

[14]  Alain C. Diebold.  Metrology (including Materials Characterization) for Nanoelectronics , 2005 .

[15]  V. Narayanan,et al.  Device design considerations for ultra-thin SOI MOSFETs , 2003, IEEE International Electron Devices Meeting 2003.

[16]  G. Bouche,et al.  Accurate modeling of trench isolation induced mechanical stress effects on MOSFET electrical performance , 2002, Digest. International Electron Devices Meeting,.

[17]  Line and via voiding measurements in damascene copper lines using metal illumination , 2003 .

[18]  K. Natori.  Ballistic metal-oxide-semiconductor field effect transistor , 1994 .

[19]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .