The Tera Project: A Hybrid Queueing ATM Switch Architecture for LAN

The Tera ATM LAN project at Carnegie Mellon University addresses the interconnection of hundreds of workstations in the Electrical and Computer Engineering Department via an ATM-based network. The Tera network architecture consists of switched Ethernet clusters that are interconnected using an ATM network. This paper presents the Tera network architecture, including an Ethernet/ATM network interface, the Tera ATM switch, and its performance analysis. The Tera switch architecture for asynchronous transfer mode (ATM) local area networks (LAN's) incorporates a scalable nonblocking switching element with hybrid queueing discipline. The hybrid queueing strategy includes a global first-in first-out (FIFO) queue that is shared by all switch inputs and dedicated output queues with small speedup. Due to hybrid queueing, switch performance is comparable to output queueing switches. The shared input queue design is scalable since it is based on a Banyan network and N FIFO memories. The Tera switch incorporates an optimal throughput multicast stage that is also based on a Banyan network. Switch performance is evaluated using queueing analysis and simulation under various traffic patterns. >

[1]  A. E. Eckberg,et al.  Effects of output buffer sharing on buffer requirements in an ATDM packet switching , 1988, IEEE INFOCOM '88,Seventh Annual Joint Conference of the IEEE Computer and Communcations Societies. Networks: Evolution or Revolution?.

[2]  Mark J. Karol,et al.  Queueing in high-performance packet switching , 1988, IEEE J. Sel. Areas Commun..

[3]  Michael G. Hluchyj,et al.  Multicast and broadcast services in a knockout packet switch , 1988, IEEE INFOCOM '88,Seventh Annual Joint Conference of the IEEE Computer and Communcations Societies. Networks: Evolution or Revolution?.

[4]  John J. Degan,et al.  Fast packet technology for future switches , 1989, AT&T Technical Journal.

[5]  Allan Gottlieb,et al.  Highly parallel computing , 1989, Benjamin/Cummings Series in computer science and engineering.

[6]  L. G. Mason,et al.  A discrete-time single server queue with a two-level modulated input and its applications , 1989, IEEE Global Telecommunications Conference, 1989, and Exhibition. 'Communications Technology for the 1990s and Beyond.

[7]  Tse-Yun Feng,et al.  On a Class of Multistage Interconnection Networks , 1980, IEEE Transactions on Computers.

[8]  Kenneth E. Batcher,et al.  Sorting networks and their applications , 1968, AFIPS Spring Joint Computing Conference.

[9]  David M. Lucantoni,et al.  A Markov Modulated Characterization of Packetized Voice and Data Traffic and Related Statistical Multiplexer Performance , 1986, IEEE J. Sel. Areas Commun..

[10]  Ralph Grishman,et al.  The NYU Ultracomputer—Designing an MIMD Shared Memory Parallel Computer , 1983, IEEE Transactions on Computers.

[11]  Hyong S. Kim,et al.  Design of a nonblocking shared-memory copy network for ATM , 1992, [Proceedings] IEEE INFOCOM '92: The Conference on Computer Communications.

[12]  B. Bingham,et al.  Reservation-based contention resolution mechanism for Batcher-Banyan packet switches , 1988 .

[13]  Jonathan S. Turner,et al.  Design of a broadcast packet switching network , 1988, IEEE Trans. Commun..

[14]  Masayuki Murata,et al.  Performance evaluation of cell bypass queueing discipline for buffered Banyan type ATM switches , 1990, Proceedings. IEEE INFOCOM '90: Ninth Annual Joint Conference of the IEEE Computer and Communications Societies@m_The Multiple Facets of Integration.

[15]  Joseph Y. Hui,et al.  A Broadband Packet Switch for Integrated Transport , 1987, IEEE J. Sel. Areas Commun..

[16]  Averill M. Law,et al.  Simulation Modeling and Analysis , 1982 .

[17]  Tony T. Lee.  Nonblocking copy networks for multicast packet switching , 1988, IEEE J. Sel. Areas Commun..

[18]  K. A. Lutz,et al.  Considerations on ATM switching techniques , 1988 .

[19]  Alberto Leon-Garcia,et al.  Nonblocking property of reverse banyan networks , 1992, IEEE Trans. Commun..