PHAX: Physical Characteristics Aware Ex-Situ Training Framework for Inverter-Based Memristive Neuromorphic Circuits

In this paper, we propose a training framework for an inverter-based memristive neuromorphic hardware. The framework, which is called PHAX, is a physical characteristics aware one relying on an <italic>ex-situ</italic> training approach. The considered neuromorphic circuit is highly energy efficient hybrid CMOS-memristive implementation of neuromorphic circuits. To solve the problem of high sensitivity of the training to the mismatches between the high-level mathematical modeling of the neurons and the corresponding physical characteristics, an approach for analytical yet accurate modeling of the memristive crossbar and neuron circuits is suggested. The approach, which is based on SPICE simulations, models the inverter-based neurons using a hyperbolic tangent function. To increase the training efficacy, the backpropagation training algorithm is modified by considering some constraints based on the physical characteristics of the memristive circuit. This modification along with the accurate back-annotation of the physical characteristics considerably improve the effectiveness of the <italic>ex-situ</italic> training method of the neuromorphic circuit. The results of this paper show an average reduction of <inline-formula> <tex-math notation="LaTeX">$1805{\times }$ </tex-math></inline-formula> in the training runtime compared to that of the <italic>in-situ</italic> training approach. Furthermore, the results of applying the approach on the kernels of some applications such as image recognition, image processing, and financial analysis reveal that the designed neuromorphic circuits provide an average power saving (speed up) of <inline-formula> <tex-math notation="LaTeX">$1478{\times }$ </tex-math></inline-formula> (<inline-formula> <tex-math notation="LaTeX">$5.2{\times }$ </tex-math></inline-formula>) over the ASIC implementation in a 90-nm CMOS technology.

[1]  Luis Ceze,et al.  Neural Acceleration for General-Purpose Approximate Programs , 2012, 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture.

[2]  Leon O. Chua,et al.  Memristor Bridge Synapse-Based Neural Network and Its Learning , 2012, IEEE Transactions on Neural Networks and Learning Systems.

[3]  Chris Yakopcic,et al.  Ex-situ training of dense memristor crossbar for neuromorphic applications , 2015, Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH´15).

[4]  Andrew S. Cassidy,et al.  A million spiking-neuron integrated circuit with a scalable communication network and interface , 2014, Science.

[5]  William Nick Street,et al.  Breast Cancer Diagnosis and Prognosis Via Linear Programming , 1995, Oper. Res..

[6]  Yiran Chen,et al.  Vortex: Variation-aware training for memristor X-bar , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[7]  Tarek M. Taha,et al.  Enabling back propagation training of memristor crossbar neuromorphic processors , 2014, 2014 International Joint Conference on Neural Networks (IJCNN).

[8]  Hao Jiang,et al.  RENO: A high-efficient reconfigurable neuromorphic computing accelerator design , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[9]  Behzad Ebrahimi,et al.  A near-threshold 7T SRAM cell with high write and read margins and low write time for sub-20 nm FinFET technologies , 2015, Integr..

[10]  G. Subramanyam,et al.  A Memristor Device Model , 2011, IEEE Electron Device Letters.

[11]  Wei Lu,et al.  Two-terminal resistive switches (memristors) for memory and logic applications , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[12]  Yu Wang,et al.  Training itself: Mixed-signal training acceleration for memristor-based neural network , 2014, 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC).

[13]  D. Levey Recognition , 2018 .

[14]  Chris Yakopcic,et al.  Fabrication, characterization, and modeling of memristor devices , 2014, NAECON 2014 - IEEE National Aerospace and Electronics Conference.

[15]  Mohsen Imani,et al.  Estimation of joint probability density function of delay and leakage power with variable skewness , 2013, 2013 International Conference on Electronics, Computer and Computation (ICECCO).

[16]  Luis Ceze,et al.  General-purpose code acceleration with limited-precision analog computation , 2014, 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA).

[17]  Ligang Gao,et al.  High precision tuning of state for memristive devices by adaptable variation-tolerant algorithm , 2011, Nanotechnology.

[18]  Geoffrey E. Hinton,et al.  Learning internal representations by error propagation , 1986 .

[19]  Carver A. Mead,et al.  Neuromorphic electronic systems , 1990, Proc. IEEE.

[20]  J. Yang,et al.  Anatomy of a Nanoscale Conduction Channel Reveals the Mechanism of a High‐Performance Memristor , 2011, Advanced materials.

[21]  Lei Zhang,et al.  Neuromorphic accelerators: A comparison between neuroscience and machine-learning approaches , 2015, 2015 48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[22]  Geoffrey E. Hinton,et al.  Learning representations by back-propagating errors , 1986, Nature.

[23]  Leon O. Chua,et al.  Memristor circuit for artificial synaptic weighting of pulse inputs , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[24]  Shiro Usui,et al.  Neural Computing , 1989, IFIP Congress.

[25]  Chris Yakopcic,et al.  Generalized Memristive Device SPICE Model and its Application in Circuit Design , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[26]  Chris Yakopcic,et al.  Efficacy of memristive crossbars for neuromorphic processors , 2014, 2014 International Joint Conference on Neural Networks (IJCNN).

[27]  Wei Yang Lu,et al.  Nanoscale memristor device as synapse in neuromorphic systems. , 2010, Nano letters.

[28]  L. Chua Memristor-The missing circuit element , 1971 .