Placement and Routing

In this chapter we address the physical design of the flow layer, which consists of the placement and routing tasks. Placement decides the location of components on the chip, and routing decides the channels interconnecting the components, and their layout on the chip. The physical design of the control layer is presented in the next chapter. We present several algorithms for placement and routing. Placement is solved using a simulated annealing-based metaheuristic, and we propose several cost functions to evaluate the fitness of a placement solution. For routing, we adapt several algorithms from the microelectronics VLSI literature and show how they can be applied to mVLSI biochips. The proposed algorithms are evaluated using several benchmarks.

[1]  Fei Su,et al.  Module placement for fault-tolerant microfluidics-based biochips , 2006, ACM Trans. Design Autom. Electr. Syst..

[2]  Paul Pop,et al.  System-Level Modeling and Synthesis Techniques for Flow-Based Microfluidic Very Large Scale Integration Biochips , 2012 .

[3]  Jiri Soukup,et al.  Fast Maze Router , 1978, 15th Design Automation Conference.

[4]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[5]  Nadine Gottschalk,et al.  Vlsi Physical Design From Graph Partitioning To Timing Closure , 2016 .

[6]  Philip Brisk,et al.  Simulated annealing-based placement for microfluidic large scale integration (mLSI) chips , 2014, 2014 22nd International Conference on Very Large Scale Integration (VLSI-SoC).