Reducing wakeup latency and energy of MTCMOS circuits via keeper insertion

A simple yet effective technique that aims at reducing the energy and latency overheads incurred during the wakeup period of MTCMOS circuits is presented in this paper. One or more high-Vth keepers are inserted in MTCMOS combinational logic to reduce the metastability time that causes excessive short circuit current during mode transition and to minimize spurious glitches at internal circuit nodes. Employing the proposed keeper insertion technique in a 16-bit MTCMOS adder, up to 17.5% average wakeup energy and 54.6% wakeup latency reductions are achieved with negligible runtime power and latency overheads, while maintaining the standby energy efficiency of the original MTCMOS design.

[1]  L.T. Clark,et al.  Reverse-body bias and supply collapse for low effective standby power , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Massoud Pedram,et al.  Charge recycling in MTCMOS circuits: concept and analysis , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[3]  Zhiyu Liu,et al.  Leakage Biased pMOS Sleep Switch Dynamic Circuits , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Shin'ichiro Mutoh,et al.  1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.

[5]  Anantha Chandrakasan,et al.  Transistor sizing issues and tool for multi-threshold CMOS technology , 1997, DAC.

[6]  Shih-Chieh Chang,et al.  An efficient wake-up schedule during power mode transition considering spurious glitches phenomenon , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[7]  Massoud Pedram,et al.  A Robust Power Gating Structure and Power Mode Transition Strategy for MTCMOS Design , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Suhwan Kim,et al.  Understanding and minimizing ground bounce during mode transition of power gating structures , 2003, ISLPED '03.

[9]  Vivek De,et al.  Sub-90nm technologies: challenges and opportunities for CAD , 2002, ICCAD 2002.

[10]  Mohamed I. Elmasry,et al.  Design and optimization of multithreshold CMOS (MTCMOS) circuits , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..