Extracting Threaded Traces in Simulation Environments
暂无分享,去创建一个
Weixing Ji | Yi Liu | Yizhuo Wang | Feng Shi | Yuanhong Huo
[1] David W. Wall,et al. Generation and analysis of very long address traces , 1990, ISCA '90.
[2] Peng Du,et al. SimSight: A Virtual Machine Based Dynamic Call-Graph Generator , 2010 .
[3] Anoop Gupta,et al. The SPLASH-2 programs: characterization and methodological considerations , 1995, ISCA.
[4] Li Liu,et al. HMTT: a platform independent full-system memory trace monitoring system , 2008, SIGMETRICS '08.
[5] Ramendra K. Sahoo,et al. MemorIES: a programmable, real-time hardware emulation tool for multiprocessor server design , 2000, SIGP.
[6] Somayeh Sardashti,et al. The gem5 simulator , 2011, CARN.
[7] Fabrice Bellard,et al. QEMU, a Fast and Portable Dynamic Translator , 2005, USENIX ATC, FREENIX Track.
[8] Harish Patil,et al. Pin: building customized program analysis tools with dynamic instrumentation , 2005, PLDI '05.
[9] Shin-Dug Kim,et al. Reconfigurable Address Collector and Flying Cache Simulator , 1997, Proceedings High Performance Computing on the Information Superhighway. HPC Asia '97.
[10] Shih-Lien Lu,et al. Real-time L3 cache simulations using the Programmable Hardware-Assisted Cache Emulator (PHA$E) , 2003, 2003 IEEE International Conference on Communications (Cat. No.03CH37441).
[11] Trevor N. Mudge,et al. Trace-driven memory simulation: a survey , 1997, CSUR.
[12] Jack J. Dongarra,et al. A Scalable Cross-Platform Infrastructure for Application Performance Tuning Using Hardware Counters , 2000, ACM/IEEE SC 2000 Conference (SC'00).
[13] Aamer Jaleel,et al. Analyzing Parallel Programs with PIN , 2010, Computer.