Effects of Guard Bands and Well Contacts in Mitigating Long SETs in Advanced CMOS Processes