Mechanical stress effects on p-channel MOSFET performance and NBTI reliability
暂无分享,去创建一个
[1] B. Kaczer,et al. Negligible Effect of Process-Induced Strain on Intrinsic NBTI Behavior , 2007, IEEE Electron Device Letters.
[2] L. Chan,et al. Improvement of Negative Bias Temperature Instability by Stress Proximity Technique , 2010, IEEE Transactions on Electron Devices.
[3] S. Mittl,et al. Positive Bias Temperature Instability Effects in nMOSFETs With $\hbox{HfO}_{2}/\hbox{TiN}$ Gate Stacks , 2009, IEEE Transactions on Device and Materials Reliability.
[4] N. Lee,et al. Negative bias temperature instability of carrier-transport enhanced pMOSFET with performance boosters , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[5] Andre Stesmans,et al. Influence of in situ applied stress during thermal oxidation of (111)Si on Pb interface defects , 2003 .
[6] P. Soussan,et al. Comprehensive analysis of the impact of single and arrays of through silicon vias induced stress on high-k / metal gate CMOS performance , 2010, 2010 International Electron Devices Meeting.
[7] Dimitris P. Ioannou,et al. Positive Bias Temperature Instability Effects in nMOSFETs With HfO 2 /TiN Gate Stacks , 2009 .
[8] M. F. Chen,et al. Thinning, stacking, and TSV proximity effects for Poly and High-K/Metal Gate CMOS devices in an advanced 3D integration process , 2012, 2012 International Electron Devices Meeting.