MAPS: multi-algorithm parallel circuit simulation

The emergence of multi-core and many-core processors has introduced new opportunities and challenges to EDA research and development. While the availability of increasing parallel computing power holds new promise to address many computing challenges in CAD, the leverage of hardware parallelism can only be possible with a new generation of parallel CAD applications. In this paper, we propose a novel multi-algorithm parallel circuit simulation approach (MAPS) and its multi-core implementation to expedite one of the most fundamental CAD applications: transistor-level transient circuit simulation. MAPS starts multiple simulation algorithms in parallel for a given simulation task. By properly synchronizing these algorithms on-the-fly, we exploit the diversity in simulation algorithms to achieve possibly superlinear overall speedup in transient simulation. In addition, our unique multi-algorithm framework allows unique safe exploration of simulation methods that are conventionally discarded due to convergence concerns. As a coarse grained parallel simulation approach, the implementation of MAPS demands a minimum of parallel programming effort and allows for reuse of existing serial simulation codes.

[1]  C. W. Gear,et al.  Numerical initial value problem~ in ordinary differential eqttations , 1971 .

[2]  Rob A. Rutenbar,et al.  Massively parallel switch-level simulation: a feasibility study , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Lawrence T. Pileggi,et al.  TETA: transistor-level engine for timing analysis , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[4]  Linda R. Petzold,et al.  Numerical solution of initial-value problems in differential-algebraic equations , 1996, Classics in applied mathematics.

[5]  Lawrence T. Pileggi,et al.  A linear-centric modeling approach to harmonic balance analysis , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[6]  Jacob K. White,et al.  Relaxation Techniques for the Simulation of VLSI Circuits , 1986 .

[7]  Rob A. Rutenbar,et al.  Mask verification on the Connection Machine , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[8]  Gung-Chung Yang PARASPICE: a parallel circuit simulator for shared-memory multiprocessors , 1991, DAC '90.

[9]  Elias N. Houstis,et al.  Performance evaluation of MPI implementations and MPI based Parallel ELLPACK solvers , 1996, Proceedings. Second MPI Developer's Conference.

[10]  Ibrahim N. Hajj,et al.  Parallel circuit simulation on supercomputers , 1989 .

[11]  Rohit Bhatia,et al.  Montecito: a dual-core, dual-thread Itanium processor , 2005, IEEE Micro.

[12]  R. Kumar,et al.  An Integrated Quad-Core Opteron Processor , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[13]  Ron Sacks-Davis,et al.  An Alternative Implementation of Variable Step-Size Multistep Formulas for Stiff ODEs , 1980, TOMS.

[14]  Gaurav Mittal,et al.  Design of the Power6 Microprocessor , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[15]  James M. Ortega,et al.  Iterative solution of nonlinear equations in several variables , 2014, Computer science and applied mathematics.

[16]  H. Shichman,et al.  Integration system of a nonlinear transient network-analysis program , 1970 .

[17]  Rajendran Panda,et al.  Accelerating Clock Mesh Simulation Using Matrix-Level Macromodels and Dynamic Time Step Rounding , 2008, ISQED 2008.

[18]  Wei Dong,et al.  WavePipe: Parallel transient simulation of analog and digital circuits on multi-core shared-memory machines , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[19]  A. Nishida,et al.  Performance evaluation of a parallel iterative method library using OpenMP , 2005, Eighth International Conference on High-Performance Computing in Asia-Pacific Region (HPCASIA'05).

[20]  Shekhar Y. Borkar,et al.  Thousand Core ChipsA Technology Perspective , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[21]  Harold Shichman,et al.  Integration System of a Nonlinear Network- Analysis Program , 1970 .