论文信息 - A 10-Gb/s eye-opening monitor IC for decision-guided adaptation of the frequency response of an optical receiver

A 10-Gb/s eye-opening monitor IC for decision-guided adaptation of the frequency response of an optical receiver

This paper presents a single-chip eye opening monitor IC for decision-guided optimization of the frequency response of an optical receiver. The IC provides an analog output voltage proportional to the horizontal eye opening of a data signal. The chip includes a delay-locked loop for automatic adjustment of the clock phase. It was designed in a 50-GHz-f/sub T/ SiGe bipolar technology and dissipates 4.95 W from a -5-V supply.

U. Langmann | T. Ellermeyer | B. Wedding | W. Pohlmann

[1] J. Hauenschild,et al. A 10 Gb/s BiCMOS clock and data recovering 1:4-demultiplexer in a standard plastic package with external VCO , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[2] Tim J. Nohara,et al. A new signal quality degradation monitor for digital transmission channels , 1995, IEEE Trans. Commun..

[3] B. Wedding,et al. New method for optical transmission beyond dispersion limit , 1992 .

[4] R. Gotzfried,et al. SiGe-technology and components for mobile communication systems , 1996, Proceedings of the 1996 BIPOLAR/BiCMOS Circuits and Technology Meeting.

[5] Albrecht Rothermel,et al. Clock/data recovery PLL using half-frequency clock , 1997 .

[6] Toshio Kumamoto,et al. A 10-b 50 MS/s 500-mW A/D converter using a differential-voltage subconverter , 1994 .