Hybrid-LRU Caching for Optimizing Data Storage and Retrieval in Edge Computing-Based Wearable Sensors

In the era of the Internet of Things, edge computing-based wearable sensors are rapidly emerging for smart health. The collection, storage, and retrieval of data are the key components of wearable sensors. Therefore, it is important to optimize data storage and retrieval. Phase change memory (PRAM) is a kind of phase change memory that is widely used as a new storage medium. It has the characteristics of nonvolatility, high-density storage. However, it has the disadvantages of asymmetry in reading and writing and limited life. In recent years, PRAM and DRAM were combined into PDRAM as a hybrid memory architecture, to solve the problems caused by PRAM. This paper proposes a new cache policy named hybrid-LRU to adapt PDRAM. Hybrid-LRU uses two different LRU cache policies to distinguish PRAM and DRAM as two different storage mediums. The experimental results show that the hybrid-LRU cache policy improves the performance by 4.2%, and reduces the utilization rate of PRAM in PDRAM by 11.8%. In addition, the energy consumption of writing and reading can be reduced to 87.8%.

[1]  Jagan Singh Meena,et al.  Overview of emerging nonvolatile memory technologies , 2014, Nanoscale Research Letters.

[2]  Robert B. Ross,et al.  Lightweight Provenance Service for High-Performance Computing , 2017, 2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT).

[3]  Guangjie Han,et al.  Edge Computing-Based Intelligent Manhole Cover Management System for Smart Cities , 2018, IEEE Internet of Things Journal.

[4]  Guangjie Han,et al.  A Joint Energy Replenishment and Data Collection Algorithm in Wireless Rechargeable Sensor Networks , 2018, IEEE Internet of Things Journal.

[5]  Hyojun Kim,et al.  Evaluating Phase Change Memory for Enterprise Storage Systems: A Study of Caching and Tiering Approaches , 2014, TOS.

[6]  Mohsen Guizani,et al.  A Disaster Management-Oriented Path Planning for Mobile Anchor Node-Based Localization in Wireless Sensor Networks , 2020, IEEE Transactions on Emerging Topics in Computing.

[7]  Seung-Ik Lee,et al.  A flow entry management scheme for reducing controller overhead , 2014, 16th International Conference on Advanced Communication Technology.

[8]  Yajun Ha,et al.  A Low Active Leakage and High Reliability Phase Change Memory (PCM) Based Non-Volatile FPGA Storage Element , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Qi Wang,et al.  A 20nm 1.8V 8Gb PRAM with 40MB/s program bandwidth , 2012, 2012 IEEE International Solid-State Circuits Conference.

[10]  David R. Kaeli,et al.  Multi2Sim: A simulation framework for CPU-GPU computing , 2012, 2012 21st International Conference on Parallel Architectures and Compilation Techniques (PACT).

[11]  Guangjie Han,et al.  Analysis of Energy-Efficient Connected Target Coverage Algorithms for Industrial Wireless Sensor Networks , 2017, IEEE Transactions on Industrial Informatics.

[12]  Xiaofeng Meng,et al.  ACR: An Adaptive Cost-Aware Buffer Replacement Algorithm for Flash Storage Devices , 2010, 2010 Eleventh International Conference on Mobile Data Management.

[13]  M. Lin,et al.  Optimised Linux swap system for flash memory , 2011 .

[14]  Kyu Ho Park,et al.  Adaptive page grouping for energy efficiency in hybrid PRAM-DRAM main memory , 2012, RACS.

[15]  J. Zhai,et al.  Superlattice-like Sb50Se50/Ga30Sb70 thin films for high-speed and high density phase change memory application , 2013 .

[16]  Meikang Qiu,et al.  Security enhancement of cloud servers with a redundancy-based fault-tolerant cache structure , 2015, Future Gener. Comput. Syst..

[17]  Tianzhou Chen,et al.  Exploiting Page Write Pattern for Power Management of Hybrid DRAM/PRAM Memory System , 2015, J. Inf. Sci. Eng..

[18]  Mehdi Asheghi,et al.  Impact of thermoelectric phenomena on phase-change memory performance metrics and scaling , 2012, Nanotechnology.

[19]  Guangyu Sun,et al.  A Hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement , 2010, HPCA 2010.

[20]  Peiquan Jin,et al.  A Novel Page Replacement Algorithm for the Hybrid Memory Architecture Involving PCM and DRAM , 2014, NPC.

[21]  Guangjie Han,et al.  PARS: A scheduling of periodically active rank to optimize power efficiency for main memory , 2015, J. Netw. Comput. Appl..

[22]  Guangjie Han,et al.  Dynamic Adaptive Replacement Policy in Shared Last-Level Cache of DRAM/PCM Hybrid Memory for Big Data Storage , 2017, IEEE Transactions on Industrial Informatics.

[23]  Porto Marcelo,et al.  Memory energy consumption analyzer for video encoder hardware architectures , 2016 .

[24]  Wei Zhang,et al.  IOGP: An Incremental Online Graph Partitioning Algorithm for Distributed Graph Databases , 2017, HPDC.

[25]  M. H. Mahfuz,et al.  Performance investigation of thermal energy storage system with Phase Change Material (PCM) for solar water heating application , 2014 .

[26]  Adriano Sciacovelli,et al.  Maximization of performance of a PCM latent heat storage system with innovative fins , 2015 .

[27]  Yuan Xie,et al.  A frequent-value based PRAM memory architecture , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[28]  Matthew Drummond POWER AND PERFORMANCE CHARACTERIZATION OF SPLASH2 BENCHMARKS ON HETEROGENEOUS ARCHITECTURE , 2015 .