论文信息 - On the comparison between architectures for the implementation of distributed arithmetic

On the comparison between architectures for the implementation of distributed arithmetic

Distributed arithmetic (DA) is used as a method for efficient implementation of inner product computation, where the coefficients of one vector are fixed. Different structures for the implementation of DA are compared. The area-time tradeoff study includes processors based on 1) vectors with N = 4, 8, 16 or 32 variables; 2) four different adder circuits with and without pipelining; and 3) two memory saving techniques. The architectures are implemented in a double metal 1.2-/spl mu/m CMOS technology within a standard cell environment, and are verified by simulations. This allows comparison by means of real values for chip area and computation time.<<ETX>>

Rainer Laur | Andreas Schubert | Stefan Wolter | Holger Matz

[1] Louis L. Scharf,et al. VLSI design of inner-product computers using distributed arithmetic , 1989, IEEE International Symposium on Circuits and Systems,.

[2] Bede Liu,et al. A new hardware realization of digital filters , 1974 .

[3] Ting Chen,et al. VLSI implementation of a 16*16 discrete cosine transform , 1989 .

[4] Wayne P. Burleson,et al. A VLSI design methodology for distributed arithmetic , 1991, J. VLSI Signal Process..

[5] I. Defilippis,et al. Discrete cosine transform chip for real-time video applications , 1990, IEEE International Symposium on Circuits and Systems.

[6] L. L. Scharf,et al. A systolic VSLI chip for implementing orthogonal transforms , 1989 .

[7] S.A. White,et al. Applications of distributed arithmetic to digital signal processing: a tutorial review , 1989, IEEE ASSP Magazine.