Multiple fault activation cycle tests for transistor stuck-open faults

The usefulness of scan tests with multiple fault activation cycles to improve the coverage of transistor stuck-open faults is investigated. A recent work demonstrated that tests with more than one fault activation cycle can detect additional transition delay faults and inline resistance faults when compared to two-pattern tests applied using the broadside or skewed-load methods. We extend this work to show that such tests can also be used for testing additional transistor stuck-open faults. Experimental results for coverage improvement in several ISCAS-89 benchmark circuits will be discussed.

[1]  Irith Pomeranz,et al.  Scan tests with multiple fault activation cycles for delay faults , 2006, 24th IEEE VLSI Test Symposium.

[2]  Edward J. McCluskey,et al.  Diagnosis of sequence-dependent chips , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[3]  Janusz Rajski,et al.  Affordable and effective screening of delay defects in ASICs using the inline resistance fault model , 2004, 2004 International Conferce on Test.

[4]  Ahmad A. Al-Yamani,et al.  ELF-Murphy data on defects and tests sets , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[5]  Janusz Rajski,et al.  Silicon Evaluation of Static Alternative Fault Models , 2007, 25th IEEE VLSI Test Symposium (VTS'07).