CMOS scan-path IC design for stuck-open fault testability

A design technique which facilitates testing for stuck-open faults in CMOS VLSI circuits with scan paths is described. In this technique, the combinational circuitry is implemented with specially designed gates which can be tested with a simplified two-pattern test for stuck-open faults. The simplified two-pattern test cannot be invalidated by stray circuit delays and it can be applied through the scan path by specially designed shift-register latches (SRLs).

[1]  Niraj K. Jha,et al.  Design of Testable CMOS Logic Circuits Under Arbitrary Delays , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Sudhakar M. Reddy,et al.  On Testable Design for CMOS Logic Circuits , 1983, International Test Conference.

[3]  Vishwani D. Agrawal,et al.  Test Generation for MOS Circuits Using D-Algorithm , 1983, 20th Design Automation Conference Proceedings.

[4]  P. S. Moritz,et al.  CMOS circuit testability , 1986 .

[5]  Edward J. McCluskey,et al.  Design for Autonomous Test , 1981, IEEE Transactions on Computers.

[6]  R. L. Wadsack,et al.  Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.

[7]  Sudhakar M. Reddy,et al.  A Gate Level Model for CMOS Combinational Logic Circuits with Application to Fault Detection , 1984, 21st Design Automation Conference Proceedings.

[8]  John J. Zasio,et al.  Non Stuck Fault Testing of CMOS VLSI , 1985, COMPCON.

[9]  Yacoub M. El-Ziq,et al.  Functional-Level Test Generation for Stuck-Open Faults in CMOS VLSI , 1981, ITC.